|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 bootblock starting (log level: 8)...
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
CBFS: mcache @0xfeff0e00 built for 13 files, used 0x2c4 of 0x4000 bytes
|
|
CBFS: Found 'fallback/romstage' @0x68c0 size 0x16bd0 in mcache @0xfeff0e5c
|
|
BS: bootblock times (exec / console): total (unknown) / 2 ms
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 romstage starting (log level: 8)...
|
|
SMBus controller enabled
|
|
Detected system type: desktop
|
|
Setting up static northbridge registers... done
|
|
Initializing Graphics...
|
|
Back from systemagent_early_init()
|
|
Intel ME early init
|
|
Intel ME firmware is ready
|
|
ME: Requested 16MB UMA
|
|
Starting native Platform init
|
|
DMI: Running at X4 @ 5000MT/s
|
|
FMAP: area RW_MRC_CACHE found @ 440000 (65536 bytes)
|
|
MRC: no data in 'RW_MRC_CACHE'
|
|
ECC supported: no ECC forced: no
|
|
ECC RAM unsupported.
|
|
SPD probe channel0, slot0
|
|
Row addr bits : 16
|
|
Column addr bits : 10
|
|
Number of ranks : 1
|
|
DIMM Capacity : 4096 MB
|
|
CAS latencies : 6 7 8 9 10 11
|
|
tCKmin : 1.250 ns
|
|
tAAmin : 13.125 ns
|
|
tWRmin : 15.000 ns
|
|
tRCDmin : 13.125 ns
|
|
tRRDmin : 6.000 ns
|
|
tRPmin : 13.125 ns
|
|
tRASmin : 35.000 ns
|
|
tRCmin : 48.125 ns
|
|
tRFCmin : 260.000 ns
|
|
tWTRmin : 7.500 ns
|
|
tRTPmin : 7.500 ns
|
|
tFAWmin : 30.000 ns
|
|
channel[0] rankmap = 0x1
|
|
SPD probe channel0, slot1
|
|
SPD probe channel1, slot0
|
|
Row addr bits : 16
|
|
Column addr bits : 10
|
|
Number of ranks : 1
|
|
DIMM Capacity : 4096 MB
|
|
CAS latencies : 6 7 8 9 10 11
|
|
tCKmin : 1.250 ns
|
|
tAAmin : 13.125 ns
|
|
tWRmin : 15.000 ns
|
|
tRCDmin : 13.125 ns
|
|
tRRDmin : 6.000 ns
|
|
tRPmin : 13.125 ns
|
|
tRASmin : 35.000 ns
|
|
tRCmin : 48.125 ns
|
|
tRFCmin : 260.000 ns
|
|
tWTRmin : 7.500 ns
|
|
tRTPmin : 7.500 ns
|
|
tFAWmin : 30.000 ns
|
|
channel[1] rankmap = 0x1
|
|
SPD probe channel1, slot1
|
|
ECC is disabled
|
|
Starting Ivy Bridge RAM training (full initialization).
|
|
100MHz reference clock support: yes
|
|
PLL_REF100_CFG value: 0x2
|
|
Trying CAS 11, tCK 320.
|
|
Found compatible clock, CAS pair.
|
|
Selected DRAM frequency: 800 MHz
|
|
Selected CAS latency : 11T
|
|
MPLL busy... done in 40 us
|
|
MPLL frequency is set at : 800 MHz
|
|
Selected CWL latency : 8T
|
|
Selected tRCD : 11T
|
|
Selected tRP : 11T
|
|
Selected tRAS : 28T
|
|
Selected tWR : 12T
|
|
Selected tFAW : 24T
|
|
Selected tRRD : 5T
|
|
Selected tRTP : 6T
|
|
Selected tWTR : 6T
|
|
Selected tRFC : 208T
|
|
Done dimm mapping
|
|
Update PCI-E configuration space:
|
|
PCI(0, 0, 0)[a0] = 0
|
|
PCI(0, 0, 0)[a4] = 2
|
|
PCI(0, 0, 0)[bc] = 82a00000
|
|
PCI(0, 0, 0)[a8] = 7c600000
|
|
PCI(0, 0, 0)[ac] = 2
|
|
PCI(0, 0, 0)[b8] = 80000000
|
|
PCI(0, 0, 0)[b0] = 80a00000
|
|
PCI(0, 0, 0)[b4] = 80800000
|
|
PCI(0, 0, 0)[7c] = 7f
|
|
PCI(0, 0, 0)[70] = ff000000
|
|
PCI(0, 0, 0)[74] = 1
|
|
PCI(0, 0, 0)[78] = ff000c00
|
|
Done memory map
|
|
Done io registers
|
|
Done jedec reset
|
|
Done MRS commands
|
|
t123: 1767, 6000, 6120
|
|
ME: FWS2: 0x101f0126
|
|
ME: Bist in progress: 0x0
|
|
ME: ICC Status : 0x3
|
|
ME: Invoke MEBx : 0x0
|
|
ME: CPU replaced : 0x0
|
|
ME: MBP ready : 0x1
|
|
ME: MFS failure : 0x0
|
|
ME: Warm reset req : 0x0
|
|
ME: CPU repl valid : 0x1
|
|
ME: (Reserved) : 0x0
|
|
ME: FW update req : 0x0
|
|
ME: (Reserved) : 0x0
|
|
ME: Current state : 0x1f
|
|
ME: Current PM event: 0x0
|
|
ME: Progress code : 0x1
|
|
PASSED! Tell ME that DRAM is ready
|
|
ME: FWS2: 0x10500126
|
|
ME: Bist in progress: 0x0
|
|
ME: ICC Status : 0x3
|
|
ME: Invoke MEBx : 0x0
|
|
ME: CPU replaced : 0x0
|
|
ME: MBP ready : 0x1
|
|
ME: MFS failure : 0x0
|
|
ME: Warm reset req : 0x0
|
|
ME: CPU repl valid : 0x1
|
|
ME: (Reserved) : 0x0
|
|
ME: FW update req : 0x0
|
|
ME: (Reserved) : 0x0
|
|
ME: Current state : 0x50
|
|
ME: Current PM event: 0x0
|
|
ME: Progress code : 0x1
|
|
ME: Requested BIOS Action: Continue to boot
|
|
ME: FW Partition Table : OK
|
|
ME: Bringup Loader Failure : NO
|
|
ME: Firmware Init Complete : NO
|
|
ME: Manufacturing Mode : NO
|
|
ME: Boot Options Present : NO
|
|
ME: Update In Progress : NO
|
|
ME: Current Working State : Normal
|
|
ME: Current Operation State : Bring up
|
|
ME: Current Operation Mode : Normal
|
|
ME: Error Code : No Error
|
|
ME: Progress Phase : BUP Phase
|
|
ME: Power Management Event : Clean Moff->Mx wake
|
|
ME: Progress Phase State : 0x50
|
|
memcfg DDR3 ref clock 133 MHz
|
|
memcfg DDR3 clock 1596 MHz
|
|
memcfg channel assignment: A: 0, B 1, C 2
|
|
memcfg channel[0] config (00600010):
|
|
ECC inactive
|
|
enhanced interleave mode on
|
|
rank interleave on
|
|
DIMMA 4096 MB width x8 single rank, selected
|
|
DIMMB 0 MB width x8 single rank
|
|
memcfg channel[1] config (00600010):
|
|
ECC inactive
|
|
enhanced interleave mode on
|
|
rank interleave on
|
|
DIMMA 4096 MB width x8 single rank, selected
|
|
DIMMB 0 MB width x8 single rank
|
|
CBMEM:
|
|
IMD: root @ 0x7ffff000 254 entries.
|
|
IMD: root @ 0x7fffec00 62 entries.
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
External stage cache:
|
|
IMD: root @ 0x803ff000 254 entries.
|
|
IMD: root @ 0x803fec00 62 entries.
|
|
FMAP: area RW_MRC_CACHE found @ 440000 (65536 bytes)
|
|
MRC: Checking cached data update for 'RW_MRC_CACHE'.
|
|
MRC: no data in 'RW_MRC_CACHE'
|
|
MRC: cache data 'RW_MRC_CACHE' needs update.
|
|
MRC: updated 'RW_MRC_CACHE'.
|
|
CBMEM entry for DIMM info: 0x7ffbc000
|
|
SMM Memory Map
|
|
SMRAM : 0x80000000 0x800000
|
|
Subregion 0: 0x80000000 0x300000
|
|
Subregion 1: 0x80300000 0x100000
|
|
Subregion 2: 0x80400000 0x400000
|
|
Normal boot
|
|
CBFS: Found 'fallback/postcar' @0x3e080 size 0x936c in mcache @0xfeff1010
|
|
Loading module at 0x7ffac000 with entry 0x7ffac031. filesize: 0x8bc8 memsize: 0xf088
|
|
Processing 473 relocs. Offset value of 0x7dfac000
|
|
BS: romstage times (exec / console): total (unknown) / 25 ms
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 postcar starting (log level: 8)...
|
|
Normal boot
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
CBFS: Found 'fallback/ramstage' @0x1d500 size 0x1cf18 in mcache @0x7fffe9dc
|
|
Loading module at 0x7fe5e000 with entry 0x7fe5e000. filesize: 0x3d460 memsize: 0x14c690
|
|
Processing 4014 relocs. Offset value of 0x7be5e000
|
|
BS: postcar times (exec / console): total (unknown) / 1 ms
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 ramstage starting (log level: 8)...
|
|
Normal boot
|
|
Enumerating buses...
|
|
Show all devs... Before device enumeration.
|
|
Root Device: enabled 1
|
|
CPU_CLUSTER: 0: enabled 1
|
|
DOMAIN: 00000000: enabled 1
|
|
PCI: 00:00:00.0: enabled 1
|
|
PCI: 00:00:01.0: enabled 1
|
|
PCI: 00:00:01.1: enabled 0
|
|
PCI: 00:00:01.2: enabled 0
|
|
PCI: 00:00:02.0: enabled 1
|
|
PCI: 00:00:04.0: enabled 0
|
|
PCI: 00:00:06.0: enabled 0
|
|
PCI: 00:00:14.0: enabled 0
|
|
PCI: 00:00:16.0: enabled 1
|
|
PCI: 00:00:16.1: enabled 0
|
|
PCI: 00:00:16.2: enabled 0
|
|
PCI: 00:00:16.3: enabled 0
|
|
PCI: 00:00:19.0: enabled 0
|
|
PCI: 00:00:1a.0: enabled 1
|
|
PCI: 00:00:1b.0: enabled 1
|
|
PCI: 00:00:1c.0: enabled 1
|
|
PCI: 00:00:1c.1: enabled 0
|
|
PCI: 00:00:1c.2: enabled 0
|
|
PCI: 00:00:1c.3: enabled 0
|
|
PCI: 00:00:1c.4: enabled 1
|
|
PCI: 00:00:1c.5: enabled 1
|
|
PCI: 00:00:1c.6: enabled 0
|
|
PCI: 00:00:1c.7: enabled 0
|
|
PCI: 00:00:1d.0: enabled 1
|
|
PCI: 00:00:1e.0: enabled 0
|
|
PCI: 00:00:1f.0: enabled 1
|
|
PCI: 00:00:1f.2: enabled 1
|
|
PCI: 00:00:1f.3: enabled 1
|
|
PCI: 00:00:1f.5: enabled 0
|
|
PCI: 00:00:1f.6: enabled 0
|
|
PCI: 00:00:00.0: enabled 1
|
|
PNP: 002e.1: enabled 0
|
|
PNP: 002e.4: enabled 1
|
|
PNP: 002e.5: enabled 1
|
|
PNP: 002e.6: enabled 1
|
|
PNP: 002e.7: enabled 0
|
|
Compare with tree...
|
|
Root Device: enabled 1
|
|
CPU_CLUSTER: 0: enabled 1
|
|
DOMAIN: 00000000: enabled 1
|
|
PCI: 00:00:00.0: enabled 1
|
|
PCI: 00:00:01.0: enabled 1
|
|
PCI: 00:00:01.1: enabled 0
|
|
PCI: 00:00:01.2: enabled 0
|
|
PCI: 00:00:02.0: enabled 1
|
|
PCI: 00:00:04.0: enabled 0
|
|
PCI: 00:00:06.0: enabled 0
|
|
PCI: 00:00:14.0: enabled 0
|
|
PCI: 00:00:16.0: enabled 1
|
|
PCI: 00:00:16.1: enabled 0
|
|
PCI: 00:00:16.2: enabled 0
|
|
PCI: 00:00:16.3: enabled 0
|
|
PCI: 00:00:19.0: enabled 0
|
|
PCI: 00:00:1a.0: enabled 1
|
|
PCI: 00:00:1b.0: enabled 1
|
|
PCI: 00:00:1c.0: enabled 1
|
|
PCI: 00:00:1c.1: enabled 0
|
|
PCI: 00:00:1c.2: enabled 0
|
|
PCI: 00:00:1c.3: enabled 0
|
|
PCI: 00:00:1c.4: enabled 1
|
|
PCI: 00:00:00.0: enabled 1
|
|
PCI: 00:00:1c.5: enabled 1
|
|
PCI: 00:00:1c.6: enabled 0
|
|
PCI: 00:00:1c.7: enabled 0
|
|
PCI: 00:00:1d.0: enabled 1
|
|
PCI: 00:00:1e.0: enabled 0
|
|
PCI: 00:00:1f.0: enabled 1
|
|
PNP: 002e.1: enabled 0
|
|
PNP: 002e.4: enabled 1
|
|
PNP: 002e.5: enabled 1
|
|
PNP: 002e.6: enabled 1
|
|
PNP: 002e.7: enabled 0
|
|
PCI: 00:00:1f.2: enabled 1
|
|
PCI: 00:00:1f.3: enabled 1
|
|
PCI: 00:00:1f.5: enabled 0
|
|
PCI: 00:00:1f.6: enabled 0
|
|
Root Device scanning...
|
|
scan_static_bus for Root Device
|
|
CPU_CLUSTER: 0 enabled
|
|
DOMAIN: 00000000 enabled
|
|
DOMAIN: 00000000 scanning...
|
|
PCI: pci_scan_bus for segment group 00 bus 00
|
|
PCI: 00:00:00.0 [8086/0150] enabled
|
|
PCI: 00:00:01.0 [8086/0000] bus ops
|
|
PCI: 00:00:01.0 [8086/0151] enabled
|
|
PCI: 00:00:02.0 [8086/0152] enabled
|
|
PCI: 00:00:14.0: Disabling device
|
|
PCI: 00:00:16.0 [8086/1c3a] ops
|
|
PCI: 00:00:16.0 [8086/1c3a] enabled
|
|
PCI: 00:00:16.1: Disabling device
|
|
PCI: 00:00:16.1 [8086/1c3b] disabled No operations
|
|
PCI: 00:00:16.2: Disabling device
|
|
PCI: 00:00:16.3: Disabling device
|
|
PCI: 00:00:19.0: Disabling device
|
|
PCI: 00:00:1a.0 [8086/1c2d] enabled
|
|
PCI: 00:00:1b.0 [8086/1c20] enabled
|
|
PCI: 00:00:1c.0: No downstream device
|
|
PCH: PCIe Root Port coalescing is enabled
|
|
PCI: 00:00:1c.0: Disabling device
|
|
PCI: 00:00:1c.0: check set enabled
|
|
PCI: 00:00:1c.1: Found a downstream device
|
|
PCI: 00:00:1c.1: Disabling device
|
|
PCI: 00:00:1c.2: Found a downstream device
|
|
PCI: 00:00:1c.2: Disabling device
|
|
PCI: 00:00:1c.3: Found a downstream device
|
|
PCI: 00:00:1c.3: Disabling device
|
|
PCI: 00:00:1c.4: Found a downstream device
|
|
PCH: Remap PCIe function 4 to 0
|
|
PCI: 00:00:1c.4 [8086/1c18] enabled
|
|
PCI: 00:00:1c.5: Found a downstream device
|
|
PCH: Remap PCIe function 5 to 0
|
|
PCI: 00:00:1c.5 [8086/1c1a] enabled
|
|
PCI: 00:00:1c.6: Found a downstream device
|
|
PCI: 00:00:1c.6: Disabling device
|
|
PCI: 00:00:1c.7: Found a downstream device
|
|
PCI: 00:00:1c.7: Disabling device
|
|
PCH: RPFN 0x76543210 -> 0xfe40ba9d
|
|
PCH: PCIe map 1c.0 -> 1c.5
|
|
PCH: PCIe map 1c.4 -> 1c.0
|
|
PCH: PCIe map 1c.5 -> 1c.4
|
|
PCI: 00:00:1d.0 [8086/1c26] enabled
|
|
PCI: 00:00:1e.0: Disabling device
|
|
PCI: 00:00:1e.0 [8086/244e] disabled
|
|
PCI: 00:00:1f.0 [8086/1c5c] enabled
|
|
PCI: 00:00:1f.2 [8086/0000] ops
|
|
PCI: 00:00:1f.2 [8086/1c00] enabled
|
|
PCI: 00:00:1f.3 [8086/1c22] enabled
|
|
PCI: 00:00:1f.5: Disabling device
|
|
PCI: 00:00:1f.5 [8086/1c08] disabled No operations
|
|
PCI: 00:00:1f.6: Disabling device
|
|
PCI: 00:00:1f.6 [8086/1c24] disabled No operations
|
|
PCI: Leftover static devices:
|
|
PCI: 00:00:01.1
|
|
PCI: 00:00:01.2
|
|
PCI: 00:00:04.0
|
|
PCI: 00:00:06.0
|
|
PCI: Check your devicetree.cb.
|
|
PCI: 00:00:01.0 scanning...
|
|
do_pci_scan_bridge for PCI: 00:00:01.0
|
|
PCI: pci_scan_bus for segment group 00 bus 01
|
|
PCI: 00:00:01.0: Setting Max_Payload_Size to 256 for devices under this root port
|
|
scan_bus: bus PCI: 00:00:01.0 finished in 0 msecs
|
|
PCI: 00:00:1c.0 scanning...
|
|
do_pci_scan_bridge for PCI: 00:00:1c.0
|
|
PCI: pci_scan_bus for segment group 00 bus 02
|
|
PCI: 00:02:00.0 [10ec/0000] ops
|
|
PCI: 00:02:00.0 [10ec/8168] enabled
|
|
Enabling Common Clock Configuration
|
|
ASPM: Enabled L1
|
|
PCI: 00:02:00.0: No LTR support
|
|
PCI: 00:00:1c.0: Setting Max_Payload_Size to 128 for devices under this root port
|
|
scan_bus: bus PCI: 00:00:1c.0 finished in 1 msecs
|
|
PCI: 00:00:1c.4 scanning...
|
|
do_pci_scan_bridge for PCI: 00:00:1c.4
|
|
PCI: pci_scan_bus for segment group 00 bus 03
|
|
PCI: 00:03:00.0 [1b21/1142] enabled
|
|
Enabling Common Clock Configuration
|
|
ASPM: Enabled None
|
|
PCI: 00:03:00.0: No LTR support
|
|
PCI: 00:00:1c.4: Setting Max_Payload_Size to 128 for devices under this root port
|
|
scan_bus: bus PCI: 00:00:1c.4 finished in 1 msecs
|
|
PCI: 00:00:1f.0 scanning...
|
|
scan_static_bus for PCI: 00:00:1f.0
|
|
PNP: 002e.1 disabled
|
|
PNP: 002e.4 enabled
|
|
PNP: 002e.5 enabled
|
|
PNP: 002e.6 enabled
|
|
PNP: 002e.7 disabled
|
|
PNP: 002e.0 enabled
|
|
PNP: 002e.a enabled
|
|
scan_static_bus for PCI: 00:00:1f.0 done
|
|
scan_bus: bus PCI: 00:00:1f.0 finished in 1 msecs
|
|
PCI: 00:00:1f.3 scanning...
|
|
scan_generic_bus for PCI: 00:00:1f.3
|
|
scan_generic_bus for PCI: 00:00:1f.3 done
|
|
scan_bus: bus PCI: 00:00:1f.3 finished in 0 msecs
|
|
scan_bus: bus DOMAIN: 00000000 finished in 12 msecs
|
|
scan_static_bus for Root Device done
|
|
scan_bus: bus Root Device finished in 13 msecs
|
|
done
|
|
BS: BS_DEV_ENUMERATE run times (exec / console): 1 / 21 ms
|
|
found VGA at PCI: 00:00:02.0
|
|
Setting up VGA for PCI: 00:00:02.0
|
|
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 00000000
|
|
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
|
|
Allocating resources...
|
|
Reading resources...
|
|
Root Device read_resources segment group 0 bus 0
|
|
DOMAIN: 00000000 read_resources segment group 0 bus 0
|
|
Adding PCIe enhanced config space BAR 0xf0000000-0xf4000000.
|
|
TOUUD 0x27c600000 TOLUD 0x82a00000 TOM 0x200000000
|
|
MEBASE 0x1ff000000
|
|
IGD decoded, subtracting 32M UMA and 2M GTT
|
|
TSEG base 0x80000000 size 8M
|
|
Available memory below 4GB: 2048M
|
|
dev: PCI: 00:00:00.0, index: 0x3, base: 0x0, size: 0xa0000
|
|
dev: PCI: 00:00:00.0, index: 0x4, base: 0x100000, size: 0x7ff00000
|
|
Available memory above 4GB: 6086M
|
|
dev: PCI: 00:00:00.0, index: 0x5, base: 0x100000000, size: 0x17c600000
|
|
dev: PCI: 00:00:00.0, index: 0x6, base: 0x80000000, size: 0x2a00000
|
|
dev: PCI: 00:00:00.0, index: 0x7, base: 0xa0000, size: 0x20000
|
|
dev: PCI: 00:00:00.0, index: 0x8, base: 0xc0000, size: 0x40000
|
|
PCI: 00:00:01.0 read_resources segment group 0 bus 1
|
|
PCI: 00:00:01.0 read_resources segment group 0 bus 1 done
|
|
PCI: 00:00:1c.0 read_resources segment group 0 bus 2
|
|
PCI: 00:00:1c.0 read_resources segment group 0 bus 2 done
|
|
PCI: 00:00:1c.4 read_resources segment group 0 bus 3
|
|
PCI: 00:00:1c.4 read_resources segment group 0 bus 3 done
|
|
PCI: 00:00:1f.0 read_resources segment group 0 bus 0
|
|
PCI: 00:00:1f.0 read_resources segment group 0 bus 0 done
|
|
DOMAIN: 00000000 read_resources segment group 0 bus 0 done
|
|
Root Device read_resources segment group 0 bus 0 done
|
|
Done reading resources.
|
|
Show resources in subtree (Root Device)...After reading.
|
|
Root Device child on link 0 CPU_CLUSTER: 0
|
|
CPU_CLUSTER: 0
|
|
DOMAIN: 00000000 child on link 0 PCI: 00:00:00.0
|
|
DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
|
|
DOMAIN: 00000000 resource base 80000000 size 0 align 0 gran 0 limit efffffff flags 40040200 index 10000100
|
|
DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit fffffffff flags 40040200 index 10000200
|
|
PCI: 00:00:00.0
|
|
PCI: 00:00:00.0 resource base f0000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index 60
|
|
PCI: 00:00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 3
|
|
PCI: 00:00:00.0 resource base 100000 size 7ff00000 align 0 gran 0 limit 0 flags e0004200 index 4
|
|
PCI: 00:00:00.0 resource base 100000000 size 17c600000 align 0 gran 0 limit 0 flags e0004200 index 5
|
|
PCI: 00:00:00.0 resource base 80000000 size 2a00000 align 0 gran 0 limit 0 flags f0000200 index 6
|
|
PCI: 00:00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
|
|
PCI: 00:00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 8
|
|
PCI: 00:00:01.0
|
|
PCI: 00:00:01.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
|
|
PCI: 00:00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
|
|
PCI: 00:00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
|
|
PCI: 00:00:02.0
|
|
PCI: 00:00:02.0 resource base 0 size 400000 align 22 gran 22 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 18
|
|
PCI: 00:00:02.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
|
|
PCI: 00:00:14.0
|
|
PCI: 00:00:16.0
|
|
PCI: 00:00:16.0 resource base 0 size 10 align 12 gran 4 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:16.1
|
|
PCI: 00:00:16.2
|
|
PCI: 00:00:16.3
|
|
PCI: 00:00:19.0
|
|
PCI: 00:00:1a.0
|
|
PCI: 00:00:1a.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 10
|
|
PCI: 00:00:1b.0
|
|
PCI: 00:00:1b.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:1c.5
|
|
PCI: 00:00:1c.1
|
|
PCI: 00:00:1c.2
|
|
PCI: 00:00:1c.3
|
|
PCI: 00:00:1c.0 child on link 0 PCI: 00:02:00.0
|
|
PCI: 00:00:1c.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
|
|
PCI: 00:00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
|
|
PCI: 00:00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
|
|
PCI: 00:02:00.0
|
|
PCI: 00:02:00.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 10
|
|
PCI: 00:02:00.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 1201 index 18
|
|
PCI: 00:02:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 1201 index 20
|
|
PCI: 00:00:1c.4 child on link 0 PCI: 00:03:00.0
|
|
PCI: 00:00:1c.4 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
|
|
PCI: 00:00:1c.4 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
|
|
PCI: 00:00:1c.4 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
|
|
PCI: 00:03:00.0
|
|
PCI: 00:03:00.0 resource base 0 size 8000 align 15 gran 15 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:1c.6
|
|
PCI: 00:00:1c.7
|
|
PCI: 00:00:1d.0
|
|
PCI: 00:00:1d.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 10
|
|
PCI: 00:00:1e.0
|
|
PCI: 00:00:1f.0 child on link 0 PNP: 002e.1
|
|
PCI: 00:00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
|
|
PCI: 00:00:1f.0 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags d0000200 index 2
|
|
PCI: 00:00:1f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags d0000200 index 3
|
|
PCI: 00:00:1f.0 resource base fed00000 size 1000 align 0 gran 0 limit 0 flags d0000200 index 4
|
|
PCI: 00:00:1f.0 resource base fed20000 size 20000 align 0 gran 0 limit 0 flags d0000200 index 5
|
|
PCI: 00:00:1f.0 resource base fed45000 size 4b000 align 0 gran 0 limit 0 flags d0000200 index 6
|
|
PCI: 00:00:1f.0 resource base fed1c000 size 4000 align 0 gran 0 limit 0 flags d0000200 index f0
|
|
PNP: 002e.1
|
|
PNP: 002e.1 resource base 3f8 size 8 align 3 gran 3 limit fff flags c0000100 index 60
|
|
PNP: 002e.1 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.1 resource base 50 size 0 align 0 gran 0 limit 0 flags c0000400 index f1
|
|
PNP: 002e.4
|
|
PNP: 002e.4 resource base 290 size 8 align 3 gran 3 limit fff flags c0000100 index 60
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.4 resource base a20 size 4 align 2 gran 2 limit fff flags c0000100 index 62
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f4
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index fa
|
|
PNP: 002e.5
|
|
PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit fff flags c0000100 index 60
|
|
PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit fff flags c0000100 index 62
|
|
PNP: 002e.6
|
|
PNP: 002e.6 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.7
|
|
PNP: 002e.7 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index 25
|
|
PNP: 002e.7 resource base f3 size 0 align 0 gran 0 limit 0 flags c0000400 index 26
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index 27
|
|
PNP: 002e.7 resource base 22 size 0 align 0 gran 0 limit 0 flags c0000400 index 28
|
|
PNP: 002e.7 resource base 80 size 0 align 0 gran 0 limit 0 flags c0000400 index 29
|
|
PNP: 002e.7 resource base 48 size 0 align 0 gran 0 limit 0 flags c0000400 index 2b
|
|
PNP: 002e.7 resource base 80 size 0 align 0 gran 0 limit 0 flags c0000400 index 2c
|
|
PNP: 002e.7 resource base a00 size 1 align 0 gran 0 limit fff flags c0000100 index 60
|
|
PNP: 002e.7 resource base a00 size 8 align 3 gran 3 limit fff flags c0000100 index 62
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000100 index 64
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.7 resource base 38 size 0 align 0 gran 0 limit 0 flags c0000400 index 73
|
|
PNP: 002e.7 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index c0
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index c2
|
|
PNP: 002e.7 resource base 62 size 0 align 0 gran 0 limit 0 flags c0000400 index c3
|
|
PNP: 002e.7 resource base 7 size 0 align 0 gran 0 limit 0 flags c0000400 index e9
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index f0
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index f1
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index f6
|
|
PNP: 002e.0
|
|
PNP: 002e.0 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
|
|
PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
|
|
PNP: 002e.a
|
|
PNP: 002e.a resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
|
|
PNP: 002e.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
|
|
PCI: 00:00:1f.2
|
|
PCI: 00:00:1f.2 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
|
|
PCI: 00:00:1f.2 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
|
|
PCI: 00:00:1f.2 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
|
|
PCI: 00:00:1f.2 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
|
|
PCI: 00:00:1f.2 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 20
|
|
PCI: 00:00:1f.2 resource base 0 size 800 align 12 gran 11 limit ffffffff flags 200 index 24
|
|
PCI: 00:00:1f.3
|
|
PCI: 00:00:1f.3 resource base 0 size 100 align 12 gran 8 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:1f.3 resource base 400 size 20 align 0 gran 0 limit 41f flags f0000100 index 20
|
|
PCI: 00:00:1f.5
|
|
PCI: 00:00:1f.6
|
|
=== Resource allocator: DOMAIN: 00000000 - Pass 1 (relative placement) ===
|
|
PCI: 00:00:1c.0 io: size: 0 align: 12 gran: 12 limit: ffff
|
|
PCI: 00:02:00.0 10 * [0x0 - 0xff] io
|
|
PCI: 00:00:1c.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
|
|
PCI: 00:00:1c.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
|
|
PCI: 00:00:1c.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff done
|
|
PCI: 00:00:1c.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
|
|
PCI: 00:02:00.0 20 * [0x0 - 0x3fff] prefmem
|
|
PCI: 00:02:00.0 18 * [0x4000 - 0x4fff] prefmem
|
|
PCI: 00:00:1c.0 prefmem: size: 100000 align: 20 gran: 20 limit: ffffffff done
|
|
PCI: 00:00:1c.4 io: size: 0 align: 12 gran: 12 limit: ffff
|
|
PCI: 00:00:1c.4 io: size: 0 align: 12 gran: 12 limit: ffff done
|
|
PCI: 00:00:1c.4 mem: size: 0 align: 20 gran: 20 limit: ffffffff
|
|
PCI: 00:03:00.0 10 * [0x0 - 0x7fff] mem
|
|
PCI: 00:00:1c.4 mem: size: 100000 align: 20 gran: 20 limit: ffffffff done
|
|
PCI: 00:00:1c.4 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
|
|
PCI: 00:00:1c.4 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
|
|
=== Resource allocator: DOMAIN: 00000000 - Pass 2 (allocating resources) ===
|
|
DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 10000000 base 00000000 limit 00000fff io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.1 60 base 000003f8 limit 000003ff io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.4 60 base 00000290 limit 00000297 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.4 62 base 00000a20 limit 00000a23 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.5 60 base 00000060 limit 00000060 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.5 62 base 00000064 limit 00000064 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.7 60 base 00000a00 limit 00000a00 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.7 62 base 00000a00 limit 00000a07 io (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.3 20 base 00000400 limit 0000041f io (fixed)
|
|
DOMAIN: 00000000: Resource ranges:
|
|
* Base: 1000, Size: f000, Tag: 100
|
|
PCI: 00:00:1c.0 1c * [0xf000 - 0xffff] limit: ffff io
|
|
PCI: 00:00:02.0 20 * [0xefc0 - 0xefff] limit: efff io
|
|
PCI: 00:00:1f.2 20 * [0xefa0 - 0xefbf] limit: efbf io
|
|
Resource didn't fit!!!
|
|
PNP: 002e.0 60 * size: 0x8 limit: fff io
|
|
Resource didn't fit!!!
|
|
PNP: 002e.a 60 * size: 0x8 limit: fff io
|
|
PCI: 00:00:1f.2 10 * [0xef98 - 0xef9f] limit: ef9f io
|
|
PCI: 00:00:1f.2 18 * [0xef90 - 0xef97] limit: ef97 io
|
|
PCI: 00:00:1f.2 14 * [0xef8c - 0xef8f] limit: ef8f io
|
|
PCI: 00:00:1f.2 1c * [0xef88 - 0xef8b] limit: ef8b io
|
|
DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done
|
|
DOMAIN: 00000000 mem: base: 80000000 size: 0 align: 0 gran: 0 limit: efffffff
|
|
DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: fffffffff
|
|
avoid_fixed_resources: PCI: 00:00:00.0 60 base f0000000 limit f3ffffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 03 base 00000000 limit 0009ffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 04 base 00100000 limit 7fffffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 05 base 100000000 limit 27c5fffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 06 base 80000000 limit 829fffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 07 base 000a0000 limit 000bffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 08 base 000c0000 limit 000fffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 02 base ff000000 limit ffffffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 03 base fec00000 limit fec00fff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 04 base fed00000 limit fed00fff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 05 base fed20000 limit fed3ffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 06 base fed45000 limit fed8ffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 f0 base fed1c000 limit fed1ffff mem (fixed)
|
|
DOMAIN: 00000000: Resource ranges:
|
|
* Base: 82a00000, Size: 6d600000, Tag: 200
|
|
* Base: 27c600000, Size: d83a00000, Tag: 200
|
|
PCI: 00:00:02.0 18 * [0xe0000000 - 0xefffffff] limit: efffffff prefmem
|
|
PCI: 00:00:02.0 10 * [0xdfc00000 - 0xdfffffff] limit: dfffffff mem
|
|
PCI: 00:00:1c.0 24 * [0xdfb00000 - 0xdfbfffff] limit: dfbfffff prefmem
|
|
PCI: 00:00:1c.4 20 * [0xdfa00000 - 0xdfafffff] limit: dfafffff mem
|
|
PCI: 00:00:1b.0 10 * [0xdf9fc000 - 0xdf9fffff] limit: df9fffff mem
|
|
PCI: 00:00:1f.2 24 * [0xdf9fb000 - 0xdf9fb7ff] limit: df9fb7ff mem
|
|
PCI: 00:00:1a.0 10 * [0xdf9fa000 - 0xdf9fa3ff] limit: df9fa3ff mem
|
|
PCI: 00:00:1d.0 10 * [0xdf9f9000 - 0xdf9f93ff] limit: df9f93ff mem
|
|
PCI: 00:00:1f.3 10 * [0xdf9f8000 - 0xdf9f80ff] limit: df9f80ff mem
|
|
PCI: 00:00:16.0 10 * [0xdf9f7000 - 0xdf9f700f] limit: df9f700f mem
|
|
DOMAIN: 00000000 mem: base: 80000000 size: 0 align: 0 gran: 0 limit: efffffff done
|
|
DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: fffffffff done
|
|
PCI: 00:02:00.0 10 * [0xf000 - 0xf0ff] limit: f0ff io
|
|
PCI: 00:02:00.0 18 * [0xdfb04000 - 0xdfb04fff] limit: dfb04fff prefmem
|
|
PCI: 00:02:00.0 20 * [0xdfb00000 - 0xdfb03fff] limit: dfb03fff prefmem
|
|
PCI: 00:03:00.0 10 * [0xdfa00000 - 0xdfa07fff] limit: dfa07fff mem
|
|
=== Resource allocator: DOMAIN: 00000000 - resource allocation complete ===
|
|
Root Device assign_resources, segment group 0 bus 0
|
|
DOMAIN: 00000000 assign_resources, segment group 0 bus 0
|
|
PCI: 00:00:01.0 1c <- [0x000000000000ffff - 0x000000000000fffe] size 0x00000000 gran 0x0c seg 00 bus 01 io
|
|
PCI: 00:00:01.0 24 <- [0xffffffffffffffff - 0xfffffffffffffffe] size 0x00000000 gran 0x14 seg 00 bus 01 prefmem
|
|
PCI: 00:00:01.0 20 <- [0x00000000ffffffff - 0x00000000fffffffe] size 0x00000000 gran 0x14 seg 00 bus 01 mem
|
|
PCI: 00:00:02.0 10 <- [0x00000000dfc00000 - 0x00000000dfffffff] size 0x00400000 gran 0x16 mem64
|
|
PCI: 00:00:02.0 18 <- [0x00000000e0000000 - 0x00000000efffffff] size 0x10000000 gran 0x1c prefmem64
|
|
PCI: 00:00:02.0 20 <- [0x000000000000efc0 - 0x000000000000efff] size 0x00000040 gran 0x06 io
|
|
PCI: 00:00:16.0 10 <- [0x00000000df9f7000 - 0x00000000df9f700f] size 0x00000010 gran 0x04 mem64
|
|
PCI: 00:00:1a.0 10 <- [0x00000000df9fa000 - 0x00000000df9fa3ff] size 0x00000400 gran 0x0a mem
|
|
PCI: 00:00:1b.0 10 <- [0x00000000df9fc000 - 0x00000000df9fffff] size 0x00004000 gran 0x0e mem64
|
|
PCI: 00:00:1c.0 1c <- [0x000000000000f000 - 0x000000000000ffff] size 0x00001000 gran 0x0c seg 00 bus 02 io
|
|
PCI: 00:00:1c.0 24 <- [0x00000000dfb00000 - 0x00000000dfbfffff] size 0x00100000 gran 0x14 seg 00 bus 02 prefmem
|
|
PCI: 00:00:1c.0 20 <- [0x00000000ffffffff - 0x00000000fffffffe] size 0x00000000 gran 0x14 seg 00 bus 02 mem
|
|
PCI: 00:00:1c.0 assign_resources, segment group 0 bus 2
|
|
PCI: 00:02:00.0 10 <- [0x000000000000f000 - 0x000000000000f0ff] size 0x00000100 gran 0x08 io
|
|
PCI: 00:02:00.0 18 <- [0x00000000dfb04000 - 0x00000000dfb04fff] size 0x00001000 gran 0x0c prefmem64
|
|
PCI: 00:02:00.0 20 <- [0x00000000dfb00000 - 0x00000000dfb03fff] size 0x00004000 gran 0x0e prefmem64
|
|
PCI: 00:00:1c.0 assign_resources, segment group 0 bus 2 done
|
|
PCI: 00:00:1c.4 1c <- [0x000000000000ffff - 0x000000000000fffe] size 0x00000000 gran 0x0c seg 00 bus 03 io
|
|
PCI: 00:00:1c.4 24 <- [0xffffffffffffffff - 0xfffffffffffffffe] size 0x00000000 gran 0x14 seg 00 bus 03 prefmem
|
|
PCI: 00:00:1c.4 20 <- [0x00000000dfa00000 - 0x00000000dfafffff] size 0x00100000 gran 0x14 seg 00 bus 03 mem
|
|
PCI: 00:00:1c.4 assign_resources, segment group 0 bus 3
|
|
PCI: 00:03:00.0 10 <- [0x00000000dfa00000 - 0x00000000dfa07fff] size 0x00008000 gran 0x0f mem64
|
|
PCI: 00:00:1c.4 assign_resources, segment group 0 bus 3 done
|
|
PCI: 00:00:1d.0 10 <- [0x00000000df9f9000 - 0x00000000df9f93ff] size 0x00000400 gran 0x0a mem
|
|
PCI: 00:00:1f.0 assign_resources, segment group 0 bus 0
|
|
PNP: 002e.4 60 <- [0x0000000000000290 - 0x0000000000000297] size 0x00000008 gran 0x03 io
|
|
PNP: 002e.4 70 <- [0x0000000000000000 - 0x0000000000000000] size 0x00000001 gran 0x00 irq
|
|
PNP: 002e.4 62 <- [0x0000000000000a20 - 0x0000000000000a23] size 0x00000004 gran 0x02 io
|
|
PNP: 002e.4 f4 irq size: 0x0000000001 not assigned in devicetree
|
|
PNP: 002e.4 fa irq size: 0x0000000001 not assigned in devicetree
|
|
PNP: 002e.5 60 <- [0x0000000000000060 - 0x0000000000000060] size 0x00000001 gran 0x00 io
|
|
PNP: 002e.5 70 <- [0x0000000000000001 - 0x0000000000000001] size 0x00000001 gran 0x00 irq
|
|
PNP: 002e.5 62 <- [0x0000000000000064 - 0x0000000000000064] size 0x00000001 gran 0x00 io
|
|
PNP: 002e.6 70 <- [0x000000000000000c - 0x000000000000000c] size 0x00000001 gran 0x00 irq
|
|
PNP: 002e.0 60 io size: 0x0000000008 not assigned in devicetree
|
|
PNP: 002e.0 70 irq size: 0x0000000001 not assigned in devicetree
|
|
PNP: 002e.a 60 io size: 0x0000000008 not assigned in devicetree
|
|
PNP: 002e.a 70 irq size: 0x0000000001 not assigned in devicetree
|
|
PCI: 00:00:1f.0 assign_resources, segment group 0 bus 0 done
|
|
PCI: 00:00:1f.2 10 <- [0x000000000000ef98 - 0x000000000000ef9f] size 0x00000008 gran 0x03 io
|
|
PCI: 00:00:1f.2 14 <- [0x000000000000ef8c - 0x000000000000ef8f] size 0x00000004 gran 0x02 io
|
|
PCI: 00:00:1f.2 18 <- [0x000000000000ef90 - 0x000000000000ef97] size 0x00000008 gran 0x03 io
|
|
PCI: 00:00:1f.2 1c <- [0x000000000000ef88 - 0x000000000000ef8b] size 0x00000004 gran 0x02 io
|
|
PCI: 00:00:1f.2 20 <- [0x000000000000efa0 - 0x000000000000efbf] size 0x00000020 gran 0x05 io
|
|
PCI: 00:00:1f.2 24 <- [0x00000000df9fb000 - 0x00000000df9fb7ff] size 0x00000800 gran 0x0b mem
|
|
PCI: 00:00:1f.3 10 <- [0x00000000df9f8000 - 0x00000000df9f80ff] size 0x00000100 gran 0x08 mem64
|
|
DOMAIN: 00000000 assign_resources, segment group 0 bus 0 done
|
|
Root Device assign_resources, segment group 0 bus 0 done
|
|
Done setting resources.
|
|
Show resources in subtree (Root Device)...After assigning values.
|
|
Root Device child on link 0 CPU_CLUSTER: 0
|
|
CPU_CLUSTER: 0
|
|
DOMAIN: 00000000 child on link 0 PCI: 00:00:00.0
|
|
DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
|
|
DOMAIN: 00000000 resource base 80000000 size 0 align 0 gran 0 limit efffffff flags 40040200 index 10000100
|
|
DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit fffffffff flags 40040200 index 10000200
|
|
PCI: 00:00:00.0
|
|
PCI: 00:00:00.0 resource base f0000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index 60
|
|
PCI: 00:00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 3
|
|
PCI: 00:00:00.0 resource base 100000 size 7ff00000 align 0 gran 0 limit 0 flags e0004200 index 4
|
|
PCI: 00:00:00.0 resource base 100000000 size 17c600000 align 0 gran 0 limit 0 flags e0004200 index 5
|
|
PCI: 00:00:00.0 resource base 80000000 size 2a00000 align 0 gran 0 limit 0 flags f0000200 index 6
|
|
PCI: 00:00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
|
|
PCI: 00:00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 8
|
|
PCI: 00:00:01.0
|
|
PCI: 00:00:01.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 20080102 index 1c
|
|
PCI: 00:00:01.0 resource base ffffffffffffffff size 0 align 20 gran 20 limit ffffffffffffffff flags 20081202 index 24
|
|
PCI: 00:00:01.0 resource base ffffffff size 0 align 20 gran 20 limit ffffffff flags 20080202 index 20
|
|
PCI: 00:00:02.0
|
|
PCI: 00:00:02.0 resource base dfc00000 size 400000 align 22 gran 22 limit dfffffff flags 60000201 index 10
|
|
PCI: 00:00:02.0 resource base e0000000 size 10000000 align 28 gran 28 limit efffffff flags 60001201 index 18
|
|
PCI: 00:00:02.0 resource base efc0 size 40 align 6 gran 6 limit efff flags 60000100 index 20
|
|
PCI: 00:00:14.0
|
|
PCI: 00:00:16.0
|
|
PCI: 00:00:16.0 resource base df9f7000 size 10 align 12 gran 4 limit df9f700f flags 60000201 index 10
|
|
PCI: 00:00:16.1
|
|
PCI: 00:00:16.2
|
|
PCI: 00:00:16.3
|
|
PCI: 00:00:19.0
|
|
PCI: 00:00:1a.0
|
|
PCI: 00:00:1a.0 resource base df9fa000 size 400 align 12 gran 10 limit df9fa3ff flags 60000200 index 10
|
|
PCI: 00:00:1b.0
|
|
PCI: 00:00:1b.0 resource base df9fc000 size 4000 align 14 gran 14 limit df9fffff flags 60000201 index 10
|
|
PCI: 00:00:1c.5
|
|
PCI: 00:00:1c.1
|
|
PCI: 00:00:1c.2
|
|
PCI: 00:00:1c.3
|
|
PCI: 00:00:1c.0 child on link 0 PCI: 00:02:00.0
|
|
PCI: 00:00:1c.0 resource base f000 size 1000 align 12 gran 12 limit ffff flags 60080102 index 1c
|
|
PCI: 00:00:1c.0 resource base dfb00000 size 100000 align 20 gran 20 limit dfbfffff flags 60081202 index 24
|
|
PCI: 00:00:1c.0 resource base ffffffff size 0 align 20 gran 20 limit ffffffff flags 20080202 index 20
|
|
PCI: 00:02:00.0
|
|
PCI: 00:02:00.0 resource base f000 size 100 align 8 gran 8 limit f0ff flags 60000100 index 10
|
|
PCI: 00:02:00.0 resource base dfb04000 size 1000 align 12 gran 12 limit dfb04fff flags 60001201 index 18
|
|
PCI: 00:02:00.0 resource base dfb00000 size 4000 align 14 gran 14 limit dfb03fff flags 60001201 index 20
|
|
PCI: 00:00:1c.4 child on link 0 PCI: 00:03:00.0
|
|
PCI: 00:00:1c.4 resource base ffff size 0 align 12 gran 12 limit ffff flags 20080102 index 1c
|
|
PCI: 00:00:1c.4 resource base ffffffffffffffff size 0 align 20 gran 20 limit ffffffffffffffff flags 20081202 index 24
|
|
PCI: 00:00:1c.4 resource base dfa00000 size 100000 align 20 gran 20 limit dfafffff flags 60080202 index 20
|
|
PCI: 00:03:00.0
|
|
PCI: 00:03:00.0 resource base dfa00000 size 8000 align 15 gran 15 limit dfa07fff flags 60000201 index 10
|
|
PCI: 00:00:1c.6
|
|
PCI: 00:00:1c.7
|
|
PCI: 00:00:1d.0
|
|
PCI: 00:00:1d.0 resource base df9f9000 size 400 align 12 gran 10 limit df9f93ff flags 60000200 index 10
|
|
PCI: 00:00:1e.0
|
|
PCI: 00:00:1f.0 child on link 0 PNP: 002e.1
|
|
PCI: 00:00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
|
|
PCI: 00:00:1f.0 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags d0000200 index 2
|
|
PCI: 00:00:1f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags d0000200 index 3
|
|
PCI: 00:00:1f.0 resource base fed00000 size 1000 align 0 gran 0 limit 0 flags d0000200 index 4
|
|
PCI: 00:00:1f.0 resource base fed20000 size 20000 align 0 gran 0 limit 0 flags d0000200 index 5
|
|
PCI: 00:00:1f.0 resource base fed45000 size 4b000 align 0 gran 0 limit 0 flags d0000200 index 6
|
|
PCI: 00:00:1f.0 resource base fed1c000 size 4000 align 0 gran 0 limit 0 flags d0000200 index f0
|
|
PNP: 002e.1
|
|
PNP: 002e.1 resource base 3f8 size 8 align 3 gran 3 limit fff flags c0000100 index 60
|
|
PNP: 002e.1 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.1 resource base 50 size 0 align 0 gran 0 limit 0 flags c0000400 index f1
|
|
PNP: 002e.4
|
|
PNP: 002e.4 resource base 290 size 8 align 3 gran 3 limit fff flags e0000100 index 60
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
|
|
PNP: 002e.4 resource base a20 size 4 align 2 gran 2 limit fff flags e0000100 index 62
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f4
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index fa
|
|
PNP: 002e.5
|
|
PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit fff flags e0000100 index 60
|
|
PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
|
|
PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit fff flags e0000100 index 62
|
|
PNP: 002e.6
|
|
PNP: 002e.6 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 70
|
|
PNP: 002e.7
|
|
PNP: 002e.7 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index 25
|
|
PNP: 002e.7 resource base f3 size 0 align 0 gran 0 limit 0 flags c0000400 index 26
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index 27
|
|
PNP: 002e.7 resource base 22 size 0 align 0 gran 0 limit 0 flags c0000400 index 28
|
|
PNP: 002e.7 resource base 80 size 0 align 0 gran 0 limit 0 flags c0000400 index 29
|
|
PNP: 002e.7 resource base 48 size 0 align 0 gran 0 limit 0 flags c0000400 index 2b
|
|
PNP: 002e.7 resource base 80 size 0 align 0 gran 0 limit 0 flags c0000400 index 2c
|
|
PNP: 002e.7 resource base a00 size 1 align 0 gran 0 limit fff flags c0000100 index 60
|
|
PNP: 002e.7 resource base a00 size 8 align 3 gran 3 limit fff flags c0000100 index 62
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000100 index 64
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.7 resource base 38 size 0 align 0 gran 0 limit 0 flags c0000400 index 73
|
|
PNP: 002e.7 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index c0
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index c2
|
|
PNP: 002e.7 resource base 62 size 0 align 0 gran 0 limit 0 flags c0000400 index c3
|
|
PNP: 002e.7 resource base 7 size 0 align 0 gran 0 limit 0 flags c0000400 index e9
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index f0
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index f1
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index f6
|
|
PNP: 002e.0
|
|
PNP: 002e.0 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
|
|
PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
|
|
PNP: 002e.a
|
|
PNP: 002e.a resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
|
|
PNP: 002e.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
|
|
PCI: 00:00:1f.2
|
|
PCI: 00:00:1f.2 resource base ef98 size 8 align 3 gran 3 limit ef9f flags 60000100 index 10
|
|
PCI: 00:00:1f.2 resource base ef8c size 4 align 2 gran 2 limit ef8f flags 60000100 index 14
|
|
PCI: 00:00:1f.2 resource base ef90 size 8 align 3 gran 3 limit ef97 flags 60000100 index 18
|
|
PCI: 00:00:1f.2 resource base ef88 size 4 align 2 gran 2 limit ef8b flags 60000100 index 1c
|
|
PCI: 00:00:1f.2 resource base efa0 size 20 align 5 gran 5 limit efbf flags 60000100 index 20
|
|
PCI: 00:00:1f.2 resource base df9fb000 size 800 align 12 gran 11 limit df9fb7ff flags 60000200 index 24
|
|
PCI: 00:00:1f.3
|
|
PCI: 00:00:1f.3 resource base df9f8000 size 100 align 12 gran 8 limit df9f80ff flags 60000201 index 10
|
|
PCI: 00:00:1f.3 resource base 400 size 20 align 0 gran 0 limit 41f flags f0000100 index 20
|
|
PCI: 00:00:1f.5
|
|
PCI: 00:00:1f.6
|
|
Done allocating resources.
|
|
BS: BS_DEV_RESOURCES run times (exec / console): 1 / 113 ms
|
|
Enabling resources...
|
|
PCI: 00:00:00.0 subsystem <- 1043/844d
|
|
PCI: 00:00:00.0 cmd <- 06
|
|
PCI: 00:00:01.0 bridge ctrl <- 0013
|
|
PCI: 00:00:01.0 subsystem <- 1043/844d
|
|
PCI: 00:00:01.0 cmd <- 00
|
|
PCI: 00:00:02.0 subsystem <- 1043/844d
|
|
PCI: 00:00:02.0 cmd <- 03
|
|
PCI: 00:00:16.0 subsystem <- 1043/844d
|
|
PCI: 00:00:16.0 cmd <- 02
|
|
PCI: 00:00:1a.0 subsystem <- 1043/844d
|
|
PCI: 00:00:1a.0 cmd <- 102
|
|
PCI: 00:00:1b.0 subsystem <- 1043/8415
|
|
PCI: 00:00:1b.0 cmd <- 102
|
|
PCI: 00:00:1c.0 bridge ctrl <- 0013
|
|
PCI: 00:00:1c.0 subsystem <- 1043/844d
|
|
PCI: 00:00:1c.0 cmd <- 107
|
|
PCI: 00:00:1c.4 bridge ctrl <- 0013
|
|
PCI: 00:00:1c.4 subsystem <- 1043/844d
|
|
PCI: 00:00:1c.4 cmd <- 106
|
|
PCI: 00:00:1d.0 subsystem <- 1043/844d
|
|
PCI: 00:00:1d.0 cmd <- 102
|
|
PCI: 00:00:1f.0 subsystem <- 1043/844d
|
|
PCI: 00:00:1f.0 cmd <- 107
|
|
PCI: 00:00:1f.2 subsystem <- 1043/844d
|
|
PCI: 00:00:1f.2 cmd <- 03
|
|
PCI: 00:00:1f.3 subsystem <- 1043/844d
|
|
PCI: 00:00:1f.3 cmd <- 103
|
|
PCI: 00:02:00.0 cmd <- 103
|
|
PCI: 00:03:00.0 cmd <- 02
|
|
done.
|
|
BS: BS_DEV_ENABLE run times (exec / console): 0 / 4 ms
|
|
Initializing devices...
|
|
CPU_CLUSTER: 0 init
|
|
LAPIC 0x0 in XAPIC mode.
|
|
MTRR: Physical address space:
|
|
0x0000000000000000 - 0x000000000009ffff size 0x000a0000 type 6
|
|
0x00000000000a0000 - 0x00000000000bffff size 0x00020000 type 0
|
|
0x00000000000c0000 - 0x000000007fffffff size 0x7ff40000 type 6
|
|
0x0000000080000000 - 0x00000000dfffffff size 0x60000000 type 0
|
|
0x00000000e0000000 - 0x00000000efffffff size 0x10000000 type 1
|
|
0x00000000f0000000 - 0x00000000ffffffff size 0x10000000 type 0
|
|
0x0000000100000000 - 0x000000027c5fffff size 0x17c600000 type 6
|
|
apic_id 0x0: MTRR: Fixed MSR 0x250 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x258 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x259 0x0000000000000000
|
|
apic_id 0x0: MTRR: Fixed MSR 0x268 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x269 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26a 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26b 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26c 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26d 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26e 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26f 0x0606060606060606
|
|
apic_id 0x0 call enable_fixed_mtrr()
|
|
apic_id 0x0 setup mtrr for CPU physical address size: 36 bits
|
|
MTRR: default type WB/UC MTRR counts: 4/4.
|
|
MTRR: UC selected as default type.
|
|
MTRR: 0 base 0x0000000000000000 mask 0x0000000f80000000 type 6
|
|
MTRR: 1 base 0x00000000e0000000 mask 0x0000000ff0000000 type 1
|
|
MTRR: 2 base 0x0000000100000000 mask 0x0000000f00000000 type 6
|
|
MTRR: 3 base 0x0000000200000000 mask 0x0000000f80000000 type 6
|
|
|
|
MTRR check
|
|
Fixed MTRRs : Enabled
|
|
Variable MTRRs: Enabled
|
|
|
|
CPU has 2 cores, 4 threads enabled.
|
|
Setting up SMI for CPU
|
|
Will perform SMM setup.
|
|
microcode: sig=0x306a9 pf=0x2 revision=0x21
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
CBFS: Found 'cpu_microcode_blob.bin' @0x80 size 0x6800 in mcache @0x7fffe94c
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
LAPIC 0x0 in XAPIC mode.
|
|
CPU: APIC: 00 enabled
|
|
CPU: APIC: 01 enabled
|
|
CPU: APIC: 02 enabled
|
|
CPU: APIC: 03 enabled
|
|
Loading module at 0x00030000 with entry 0x00030000. filesize: 0x178 memsize: 0x178
|
|
Processing 16 relocs. Offset value of 0x00030000
|
|
Attempting to start 3 APs
|
|
Waiting for 10ms after sending INIT.
|
|
Waiting for SIPI to complete...
|
|
LAPIC 0x1 in XAPIC mode.
|
|
done.
|
|
AP: slot 1 apic_id 1, MCU rev: 0x00000021
|
|
APs are ready after 0us
|
|
Waiting for SIPI to complete...
|
|
done.
|
|
APs are ready after 0us
|
|
LAPIC 0x3 in XAPIC mode.
|
|
LAPIC 0x2 in XAPIC mode.
|
|
AP: slot 2 apic_id 3, MCU rev: 0x00000021
|
|
AP: slot 3 apic_id 2, MCU rev: 0x00000021
|
|
APs are ready after 10200us
|
|
smm_setup_relocation_handler: enter
|
|
smm_setup_relocation_handler: exit
|
|
Loading module at 0x00038000 with entry 0x00038000. filesize: 0x1a0 memsize: 0x1a0
|
|
Processing 9 relocs. Offset value of 0x00038000
|
|
smm_module_setup_stub: stack_top = 0x80001000
|
|
smm_module_setup_stub: per cpu stack_size = 0x400
|
|
smm_module_setup_stub: runtime.smm_size = 0x10000
|
|
SMM Module: stub loaded at 38000. Will call 0x7fe7d17b
|
|
Installing permanent SMM handler to 0x80000000
|
|
HANDLER [0x802f9000-0x802ffdc7]
|
|
|
|
CPU 0
|
|
ss0 [0x802f8c00-0x802f8fff]
|
|
stub0 [0x802f1000-0x802f119f]
|
|
|
|
CPU 1
|
|
ss1 [0x802f8800-0x802f8bff]
|
|
stub1 [0x802f0c00-0x802f0d9f]
|
|
|
|
CPU 2
|
|
ss2 [0x802f8400-0x802f87ff]
|
|
stub2 [0x802f0800-0x802f099f]
|
|
|
|
CPU 3
|
|
ss3 [0x802f8000-0x802f83ff]
|
|
stub3 [0x802f0400-0x802f059f]
|
|
|
|
stacks [0x80000000-0x80000fff]
|
|
Loading module at 0x802f9000 with entry 0x802fa3f8. filesize: 0x6c18 memsize: 0x6dc8
|
|
Processing 524 relocs. Offset value of 0x802f9000
|
|
Loading module at 0x802f1000 with entry 0x802f1000. filesize: 0x1a0 memsize: 0x1a0
|
|
Processing 9 relocs. Offset value of 0x802f1000
|
|
smm_module_setup_stub: stack_top = 0x80001000
|
|
smm_module_setup_stub: per cpu stack_size = 0x400
|
|
smm_module_setup_stub: runtime.smm_size = 0x300000
|
|
SMM Module: placing smm entry code at 802f0c00, cpu # 0x1
|
|
smm_place_entry_code: copying from 802f1000 to 802f0c00 0x1a0 bytes
|
|
SMM Module: placing smm entry code at 802f0800, cpu # 0x2
|
|
smm_place_entry_code: copying from 802f1000 to 802f0800 0x1a0 bytes
|
|
SMM Module: placing smm entry code at 802f0400, cpu # 0x3
|
|
smm_place_entry_code: copying from 802f1000 to 802f0400 0x1a0 bytes
|
|
SMM Module: stub loaded at 802f1000. Will call 0x802fa3f8
|
|
smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x802e9000, cpu = 0
|
|
In relocation handler: cpu 0
|
|
New SMBASE=0x802e9000 IEDBASE=0x80400000
|
|
SMM revision: 0x00030101
|
|
Writing SMRR. base = 0x80000006, mask=0xff800800
|
|
Relocation complete.
|
|
microcode: Update skipped, already up-to-date
|
|
smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x802e8c00, cpu = 1
|
|
In relocation handler: cpu 1
|
|
New SMBASE=0x802e8c00 IEDBASE=0x80400000
|
|
SMM revision: 0x00030101
|
|
Writing SMRR. base = 0x80000006, mask=0xff800800
|
|
Relocation complete.
|
|
microcode: Update skipped, already up-to-date
|
|
smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x802e8800, cpu = 2
|
|
In relocation handler: cpu 2
|
|
New SMBASE=0x802e8800 IEDBASE=0x80400000
|
|
SMM revision: 0x00030101
|
|
Writing SMRR. base = 0x80000006, mask=0xff800800
|
|
Relocation complete.
|
|
smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x802e8400, cpu = 3
|
|
microcode: Update skipped, already up-to-date
|
|
In relocation handler: cpu 3
|
|
New SMBASE=0x802e8400 IEDBASE=0x80400000
|
|
SMM revision: 0x00030101
|
|
Writing SMRR. base = 0x80000006, mask=0xff800800
|
|
Relocation complete.
|
|
microcode: Update skipped, already up-to-date
|
|
APs are ready after 4600us
|
|
Initializing CPU #0
|
|
CPU: vendor Intel device 306a9
|
|
CPU: family 06, model 3a, stepping 09
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
CPU: cpuid(1) 0x306a9
|
|
CPU: AES NOT supported
|
|
CPU: TXT NOT supported
|
|
CPU: VT supported
|
|
VMX status: enabled
|
|
IA32_FEATURE_CONTROL status: locked
|
|
APIC: 00: PP0 current limit not set in devicetree
|
|
APIC: 00: PP0 PSI0 not set in devicetree
|
|
APIC: 00: PP0 PSI1 not set in devicetree
|
|
APIC: 00: PP0 PSI2 not set in devicetree
|
|
APIC: 00: PP1 current limit not set in devicetree
|
|
APIC: 00: PP1 PSI0 not set in devicetree
|
|
APIC: 00: PP1 PSI1 not set in devicetree
|
|
APIC: 00: PP1 PSI2 not set in devicetree
|
|
APIC: 00: Programmable ratio limit for turbo mode is disabled
|
|
cpu: energy policy set to 6
|
|
model_x06ax: frequency set to 3300
|
|
Turbo is unavailable
|
|
CPU #0 initialized
|
|
Initializing CPU #1
|
|
Initializing CPU #2
|
|
Initializing CPU #3
|
|
CPU: vendor Intel device 306a9
|
|
CPU: family 06, model 3a, stepping 09
|
|
CPU: vendor Intel device 306a9
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
CPU: family 06, model 3a, stepping 09
|
|
CPU: cpuid(1) 0x306a9
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
CPU: AES NOT supported
|
|
CPU: cpuid(1) 0x306a9
|
|
CPU: TXT NOT supported
|
|
CPU: VT supported
|
|
CPU: AES NOT supported
|
|
CPU: TXT NOT supported
|
|
CPU: VT supported
|
|
VMX status: enabled
|
|
VMX status: enabled
|
|
IA32_FEATURE_CONTROL status: locked
|
|
IA32_FEATURE_CONTROL status: locked
|
|
APIC: 03: Programmable ratio limit for turbo mode is disabled
|
|
APIC: 02: Programmable ratio limit for turbo mode is disabled
|
|
cpu: energy policy set to 6
|
|
cpu: energy policy set to 6
|
|
model_x06ax: frequency set to 3300
|
|
model_x06ax: frequency set to 3300
|
|
CPU #2 initialized
|
|
CPU #3 initialized
|
|
CPU: vendor Intel device 306a9
|
|
CPU: family 06, model 3a, stepping 09
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
CPU: cpuid(1) 0x306a9
|
|
CPU: AES NOT supported
|
|
CPU: TXT NOT supported
|
|
CPU: VT supported
|
|
VMX status: enabled
|
|
IA32_FEATURE_CONTROL status: locked
|
|
APIC: 01: Programmable ratio limit for turbo mode is disabled
|
|
cpu: energy policy set to 6
|
|
model_x06ax: frequency set to 3300
|
|
CPU #1 initialized
|
|
APs are ready after 5000us
|
|
bsp_do_flight_plan done after 31 msecs.
|
|
SMI_STS:
|
|
PM1_STS:
|
|
PM1_EN: 0
|
|
GPE0_STS: GPIO14 GPIO11 GPIO10 GPIO9 GPIO6 GPIO5 GPIO4 GPIO3 GPIO2
|
|
ALT_GP_SMI_STS: GPI14 GPI13 GPI11 GPI10 GPI9 GPI6 GPI5 GPI4 GPI3 GPI2 GPI1 GPI0
|
|
TCO_STS:
|
|
Locking SMM.
|
|
CPU_CLUSTER: 0 init finished in 51 msecs
|
|
PCI: 00:00:00.0 init
|
|
Disabling PEG12.
|
|
Disabling PEG11.
|
|
Disabling Device 4.
|
|
Disabling PEG60.
|
|
Disabling Device 7.
|
|
Set BIOS_RESET_CPL
|
|
CPU TDP: 55 Watts
|
|
PCI: 00:00:00.0 init finished in 1 msecs
|
|
PCI: 00:00:01.0 init
|
|
PCI: 00:00:01.0 init finished in 0 msecs
|
|
PCI: 00:00:02.0 init
|
|
CBFS: Found 'vbt.bin' @0x3dac0 size 0x569 in mcache @0x7fffeb00
|
|
Found a VBT of 7168 bytes
|
|
GMA: Found VBT in CBFS
|
|
GMA: Found valid VBT in CBFS
|
|
GT Power Management Init
|
|
IVB GT1 Power Meter Weights
|
|
GT Power Management Init (post VBIOS)
|
|
Initializing VGA without OPROM.
|
|
framebuffer_info: bytes_per_line: 7680, bits_per_pixel: 32
|
|
x_res x y_res: 1920 x 1080, size: 8294400 at 0xe0000000
|
|
PCI: 00:00:02.0 init finished in 24 msecs
|
|
PCI: 00:00:16.0 init
|
|
ME: FW Partition Table : OK
|
|
ME: Bringup Loader Failure : NO
|
|
ME: Firmware Init Complete : NO
|
|
ME: Manufacturing Mode : YES
|
|
ME: Boot Options Present : NO
|
|
ME: Update In Progress : NO
|
|
ME: Current Working State : Normal
|
|
ME: Current Operation State : M0 with UMA
|
|
ME: Current Operation Mode : Normal
|
|
ME: Error Code : No Error
|
|
ME: Progress Phase : Host Communication
|
|
ME: Power Management Event : Clean Moff->Mx wake
|
|
ME: Progress Phase State : Host communication established
|
|
ME: BIOS path: Normal
|
|
ME: me_state=0, me_state_prev=0
|
|
ME: Extend SHA-256: 1184469a774dddb5fc671a60339db09bc5441794ea02c5e1731bd1d83cda295e
|
|
ME: response is not complete
|
|
ME: GET FW VERSION message failed
|
|
ME: response is not complete
|
|
ME: GET FWCAPS message failed
|
|
PCI: 00:00:16.0 init finished in 2 msecs
|
|
PCI: 00:00:1a.0 init
|
|
EHCI: Setting up controller.. done.
|
|
PCI: 00:00:1a.0 init finished in 0 msecs
|
|
PCI: 00:00:1b.0 init
|
|
Azalia: base = 0xdf9fc000
|
|
Azalia: codec_mask = 09
|
|
azalia_audio: initializing codec #3...
|
|
azalia_audio: - vendor/device id: 0x80862805
|
|
azalia_audio: - verb size: 16
|
|
azalia_audio: - verb loaded
|
|
azalia_audio: initializing codec #0...
|
|
azalia_audio: - vendor/device id: 0x11060397
|
|
azalia_audio: - verb size: 48
|
|
azalia_audio: - verb loaded
|
|
PCI: 00:00:1b.0 init finished in 5 msecs
|
|
PCI: 00:00:1c.0 init
|
|
Initializing PCH PCIe bridge.
|
|
PCI: 00:00:1c.0 init finished in 0 msecs
|
|
PCI: 00:00:1c.4 init
|
|
Initializing PCH PCIe bridge.
|
|
PCI: 00:00:1c.4 init finished in 0 msecs
|
|
PCI: 00:00:1d.0 init
|
|
EHCI: Setting up controller.. done.
|
|
PCI: 00:00:1d.0 init finished in 0 msecs
|
|
PCI: 00:00:1f.0 init
|
|
pch: lpc_init
|
|
PCH: detected H61, device id: 0x1c5c, rev id 0x5
|
|
IOAPIC: Initializing IOAPIC at fec00000
|
|
IOAPIC: ID = 0x00
|
|
IOAPIC: Dumping registers
|
|
reg 0x0000: 0x00000000
|
|
reg 0x0001: 0x00170020
|
|
reg 0x0002: 0x00170020
|
|
IOAPIC: 24 interrupts
|
|
IOAPIC: Clearing IOAPIC at fec00000
|
|
IOAPIC: vector 0x00 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x01 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x02 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x03 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x04 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x05 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x06 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x07 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x08 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x09 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0a value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0b value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0c value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0d value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0e value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0f value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x10 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x11 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x12 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x13 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x14 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x15 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x16 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x17 value 0x00000000 0x00010000
|
|
IOAPIC: Bootstrap Processor Local APIC = 0x00
|
|
IOAPIC: vector 0x00 value 0x00000000 0x00000700
|
|
Set power off after power failure.
|
|
NMI sources disabled.
|
|
CougarPoint PM init
|
|
RTC: failed = 0x0
|
|
RTC Init
|
|
apm_control: Disabling ACPI.
|
|
AC dbne$25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 smm starting (log level: 8)...
|
|
|
|
SMI# #0
|
|
SMI#: Disabling ACPI.
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 bootblock starting (log level: 8)...
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
CBFS: mcache @0xfeff0e00 built for 13 files, used 0x2c4 of 0x4000 bytes
|
|
CBFS: Found 'fallback/romstage' @0x68c0 size 0x16bd0 in mcache @0xfeff0e5c
|
|
BS: bootblock times (exec / console): total (unknown) / 2 ms
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 romstage starting (log level: 8)...
|
|
SMBus controller enabled
|
|
Detected system type: desktop
|
|
Setting up static northbridge registers... done
|
|
Initializing Graphics...
|
|
Back from systemagent_early_init()
|
|
Intel ME early init
|
|
Intel ME firmware is ready
|
|
ME: Requested 16MB UMA
|
|
Starting native Platform init
|
|
system_reset() called!
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 bootblock starting (log level: 8)...
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
CBFS: mcache @0xfeff0e00 built for 13 files, used 0x2c4 of 0x4000 bytes
|
|
CBFS: Found 'fallback/romstage' @0x68c0 size 0x16bd0 in mcache @0xfeff0e5c
|
|
BS: bootblock times (exec / console): total (unknown) / 2 ms
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 romstage starting (log level: 8)...
|
|
SMBus controller enabled
|
|
Detected system type: desktop
|
|
Setting up static northbridge registers... done
|
|
Initializing Graphics...
|
|
Back from systemagent_early_init()
|
|
Intel ME early init
|
|
Intel ME firmware is ready
|
|
ME: Requested 16MB UMA
|
|
Starting native Platform init
|
|
DMI: Running at X4 @ 5000MT/s
|
|
FMAP: area RW_MRC_CACHE found @ 440000 (65536 bytes)
|
|
Trying stored timings.
|
|
Starting Ivy Bridge RAM training (fast boot).
|
|
100MHz reference clock support: yes
|
|
PLL_REF100_CFG value: 0x2
|
|
Trying CAS 11, tCK 320.
|
|
Found compatible clock, CAS pair.
|
|
Selected DRAM frequency: 800 MHz
|
|
Selected CAS latency : 11T
|
|
MPLL busy... done in 50 us
|
|
MPLL frequency is set at : 800 MHz
|
|
Done dimm mapping
|
|
Update PCI-E configuration space:
|
|
PCI(0, 0, 0)[a0] = 0
|
|
PCI(0, 0, 0)[a4] = 2
|
|
PCI(0, 0, 0)[bc] = 82a00000
|
|
PCI(0, 0, 0)[a8] = 7c600000
|
|
PCI(0, 0, 0)[ac] = 2
|
|
PCI(0, 0, 0)[b8] = 80000000
|
|
PCI(0, 0, 0)[b0] = 80a00000
|
|
PCI(0, 0, 0)[b4] = 80800000
|
|
PCI(0, 0, 0)[7c] = 7f
|
|
PCI(0, 0, 0)[70] = ff000000
|
|
PCI(0, 0, 0)[74] = 1
|
|
PCI(0, 0, 0)[78] = ff000c00
|
|
Done memory map
|
|
Done io registers
|
|
t123: 1767, 6000, 6120
|
|
ME: FWS2: 0x161f0126
|
|
ME: Bist in progress: 0x0
|
|
ME: ICC Status : 0x3
|
|
ME: Invoke MEBx : 0x0
|
|
ME: CPU replaced : 0x0
|
|
ME: MBP ready : 0x1
|
|
ME: MFS failure : 0x0
|
|
ME: Warm reset req : 0x0
|
|
ME: CPU repl valid : 0x1
|
|
ME: (Reserved) : 0x0
|
|
ME: FW update req : 0x0
|
|
ME: (Reserved) : 0x0
|
|
ME: Current state : 0x1f
|
|
ME: Current PM event: 0x6
|
|
ME: Progress code : 0x1
|
|
PASSED! Tell ME that DRAM is ready
|
|
ME: FWS2: 0x16500126
|
|
ME: Bist in progress: 0x0
|
|
ME: ICC Status : 0x3
|
|
ME: Invoke MEBx : 0x0
|
|
ME: CPU replaced : 0x0
|
|
ME: MBP ready : 0x1
|
|
ME: MFS failure : 0x0
|
|
ME: Warm reset req : 0x0
|
|
ME: CPU repl valid : 0x1
|
|
ME: (Reserved) : 0x0
|
|
ME: FW update req : 0x0
|
|
ME: (Reserved) : 0x0
|
|
ME: Current state : 0x50
|
|
ME: Current PM event: 0x6
|
|
ME: Progress code : 0x1
|
|
ME: Requested BIOS Action: Continue to boot
|
|
ME: FW Partition Table : OK
|
|
ME: Bringup Loader Failure : NO
|
|
ME: Firmware Init Complete : NO
|
|
ME: Manufacturing Mode : NO
|
|
ME: Boot Options Present : NO
|
|
ME: Update In Progress : NO
|
|
ME: Current Working State : Normal
|
|
ME: Current Operation State : Bring up
|
|
ME: Current Operation Mode : Normal
|
|
ME: Error Code : No Error
|
|
ME: Progress Phase : BUP Phase
|
|
ME: Power Management Event : Pseudo-global reset
|
|
ME: Progress Phase State : 0x50
|
|
memcfg DDR3 ref clock 133 MHz
|
|
memcfg DDR3 clock 1596 MHz
|
|
memcfg channel assignment: A: 0, B 1, C 2
|
|
memcfg channel[0] config (00600010):
|
|
ECC inactive
|
|
enhanced interleave mode on
|
|
rank interleave on
|
|
DIMMA 4096 MB width x8 single rank, selected
|
|
DIMMB 0 MB width x8 single rank
|
|
memcfg channel[1] config (00600010):
|
|
ECC inactive
|
|
enhanced interleave mode on
|
|
rank interleave on
|
|
DIMMA 4096 MB width x8 single rank, selected
|
|
DIMMB 0 MB width x8 single rank
|
|
CBMEM:
|
|
IMD: root @ 0x7ffff000 254 entries.
|
|
IMD: root @ 0x7fffec00 62 entries.
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
External stage cache:
|
|
IMD: root @ 0x803ff000 254 entries.
|
|
IMD: root @ 0x803fec00 62 entries.
|
|
CBMEM entry for DIMM info: 0x7ffbc000
|
|
SMM Memory Map
|
|
SMRAM : 0x80000000 0x800000
|
|
Subregion 0: 0x80000000 0x300000
|
|
Subregion 1: 0x80300000 0x100000
|
|
Subregion 2: 0x80400000 0x400000
|
|
Normal boot
|
|
CBFS: Found 'fallback/postcar' @0x3e080 size 0x936c in mcache @0xfeff1010
|
|
Loading module at 0x7ffac000 with entry 0x7ffac031. filesize: 0x8bc8 memsize: 0xf088
|
|
Processing 473 relocs. Offset value of 0x7dfac000
|
|
BS: romstage times (exec / console): total (unknown) / 19 ms
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 postcar starting (log level: 8)...
|
|
Normal boot
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
CBFS: Found 'fallback/ramstage' @0x1d500 size 0x1cf18 in mcache @0x7fffe9dc
|
|
Loading module at 0x7fe5e000 with entry 0x7fe5e000. filesize: 0x3d460 memsize: 0x14c690
|
|
Processing 4014 relocs. Offset value of 0x7be5e000
|
|
BS: postcar times (exec / console): total (unknown) / 1 ms
|
|
|
|
|
|
coreboot-25.06-77-g812d0e2f626d-dirty Fri Jul 04 13:18:33 UTC 2025 x86_32 ramstage starting (log level: 8)...
|
|
Normal boot
|
|
Enumerating buses...
|
|
Show all devs... Before device enumeration.
|
|
Root Device: enabled 1
|
|
CPU_CLUSTER: 0: enabled 1
|
|
DOMAIN: 00000000: enabled 1
|
|
PCI: 00:00:00.0: enabled 1
|
|
PCI: 00:00:01.0: enabled 1
|
|
PCI: 00:00:01.1: enabled 0
|
|
PCI: 00:00:01.2: enabled 0
|
|
PCI: 00:00:02.0: enabled 1
|
|
PCI: 00:00:04.0: enabled 0
|
|
PCI: 00:00:06.0: enabled 0
|
|
PCI: 00:00:14.0: enabled 0
|
|
PCI: 00:00:16.0: enabled 1
|
|
PCI: 00:00:16.1: enabled 0
|
|
PCI: 00:00:16.2: enabled 0
|
|
PCI: 00:00:16.3: enabled 0
|
|
PCI: 00:00:19.0: enabled 0
|
|
PCI: 00:00:1a.0: enabled 1
|
|
PCI: 00:00:1b.0: enabled 1
|
|
PCI: 00:00:1c.0: enabled 1
|
|
PCI: 00:00:1c.1: enabled 0
|
|
PCI: 00:00:1c.2: enabled 0
|
|
PCI: 00:00:1c.3: enabled 0
|
|
PCI: 00:00:1c.4: enabled 1
|
|
PCI: 00:00:1c.5: enabled 1
|
|
PCI: 00:00:1c.6: enabled 0
|
|
PCI: 00:00:1c.7: enabled 0
|
|
PCI: 00:00:1d.0: enabled 1
|
|
PCI: 00:00:1e.0: enabled 0
|
|
PCI: 00:00:1f.0: enabled 1
|
|
PCI: 00:00:1f.2: enabled 1
|
|
PCI: 00:00:1f.3: enabled 1
|
|
PCI: 00:00:1f.5: enabled 0
|
|
PCI: 00:00:1f.6: enabled 0
|
|
PCI: 00:00:00.0: enabled 1
|
|
PNP: 002e.1: enabled 0
|
|
PNP: 002e.4: enabled 1
|
|
PNP: 002e.5: enabled 1
|
|
PNP: 002e.6: enabled 1
|
|
PNP: 002e.7: enabled 0
|
|
Compare with tree...
|
|
Root Device: enabled 1
|
|
CPU_CLUSTER: 0: enabled 1
|
|
DOMAIN: 00000000: enabled 1
|
|
PCI: 00:00:00.0: enabled 1
|
|
PCI: 00:00:01.0: enabled 1
|
|
PCI: 00:00:01.1: enabled 0
|
|
PCI: 00:00:01.2: enabled 0
|
|
PCI: 00:00:02.0: enabled 1
|
|
PCI: 00:00:04.0: enabled 0
|
|
PCI: 00:00:06.0: enabled 0
|
|
PCI: 00:00:14.0: enabled 0
|
|
PCI: 00:00:16.0: enabled 1
|
|
PCI: 00:00:16.1: enabled 0
|
|
PCI: 00:00:16.2: enabled 0
|
|
PCI: 00:00:16.3: enabled 0
|
|
PCI: 00:00:19.0: enabled 0
|
|
PCI: 00:00:1a.0: enabled 1
|
|
PCI: 00:00:1b.0: enabled 1
|
|
PCI: 00:00:1c.0: enabled 1
|
|
PCI: 00:00:1c.1: enabled 0
|
|
PCI: 00:00:1c.2: enabled 0
|
|
PCI: 00:00:1c.3: enabled 0
|
|
PCI: 00:00:1c.4: enabled 1
|
|
PCI: 00:00:00.0: enabled 1
|
|
PCI: 00:00:1c.5: enabled 1
|
|
PCI: 00:00:1c.6: enabled 0
|
|
PCI: 00:00:1c.7: enabled 0
|
|
PCI: 00:00:1d.0: enabled 1
|
|
PCI: 00:00:1e.0: enabled 0
|
|
PCI: 00:00:1f.0: enabled 1
|
|
PNP: 002e.1: enabled 0
|
|
PNP: 002e.4: enabled 1
|
|
PNP: 002e.5: enabled 1
|
|
PNP: 002e.6: enabled 1
|
|
PNP: 002e.7: enabled 0
|
|
PCI: 00:00:1f.2: enabled 1
|
|
PCI: 00:00:1f.3: enabled 1
|
|
PCI: 00:00:1f.5: enabled 0
|
|
PCI: 00:00:1f.6: enabled 0
|
|
Root Device scanning...
|
|
scan_static_bus for Root Device
|
|
CPU_CLUSTER: 0 enabled
|
|
DOMAIN: 00000000 enabled
|
|
DOMAIN: 00000000 scanning...
|
|
PCI: pci_scan_bus for segment group 00 bus 00
|
|
PCI: 00:00:00.0 [8086/0150] enabled
|
|
PCI: 00:00:01.0 [8086/0000] bus ops
|
|
PCI: 00:00:01.0 [8086/0151] enabled
|
|
PCI: 00:00:02.0 [8086/0152] enabled
|
|
PCI: 00:00:14.0: Disabling device
|
|
PCI: 00:00:16.0 [8086/1c3a] ops
|
|
PCI: 00:00:16.0 [8086/1c3a] enabled
|
|
PCI: 00:00:16.1: Disabling device
|
|
PCI: 00:00:16.1 [8086/1c3b] disabled No operations
|
|
PCI: 00:00:16.2: Disabling device
|
|
PCI: 00:00:16.3: Disabling device
|
|
PCI: 00:00:19.0: Disabling device
|
|
PCI: 00:00:1a.0 [8086/1c2d] enabled
|
|
PCI: 00:00:1b.0 [8086/1c20] enabled
|
|
PCI: 00:00:1c.0: No downstream device
|
|
PCH: PCIe Root Port coalescing is enabled
|
|
PCI: 00:00:1c.0: Disabling device
|
|
PCI: 00:00:1c.0: check set enabled
|
|
PCI: 00:00:1c.1: Found a downstream device
|
|
PCI: 00:00:1c.1: Disabling device
|
|
PCI: 00:00:1c.2: Found a downstream device
|
|
PCI: 00:00:1c.2: Disabling device
|
|
PCI: 00:00:1c.3: Found a downstream device
|
|
PCI: 00:00:1c.3: Disabling device
|
|
PCI: 00:00:1c.4: Found a downstream device
|
|
PCH: Remap PCIe function 4 to 0
|
|
PCI: 00:00:1c.4 [8086/1c18] enabled
|
|
PCI: 00:00:1c.5: Found a downstream device
|
|
PCH: Remap PCIe function 5 to 0
|
|
PCI: 00:00:1c.5 [8086/1c1a] enabled
|
|
PCI: 00:00:1c.6: Found a downstream device
|
|
PCI: 00:00:1c.6: Disabling device
|
|
PCI: 00:00:1c.7: Found a downstream device
|
|
PCI: 00:00:1c.7: Disabling device
|
|
PCH: RPFN 0x76543210 -> 0xfe40ba9d
|
|
PCH: PCIe map 1c.0 -> 1c.5
|
|
PCH: PCIe map 1c.4 -> 1c.0
|
|
PCH: PCIe map 1c.5 -> 1c.4
|
|
PCI: 00:00:1d.0 [8086/1c26] enabled
|
|
PCI: 00:00:1e.0: Disabling device
|
|
PCI: 00:00:1e.0 [8086/244e] disabled
|
|
PCI: 00:00:1f.0 [8086/1c5c] enabled
|
|
PCI: 00:00:1f.2 [8086/0000] ops
|
|
PCI: 00:00:1f.2 [8086/1c00] enabled
|
|
PCI: 00:00:1f.3 [8086/1c22] enabled
|
|
PCI: 00:00:1f.5: Disabling device
|
|
PCI: 00:00:1f.5 [8086/1c08] disabled No operations
|
|
PCI: 00:00:1f.6: Disabling device
|
|
PCI: 00:00:1f.6 [8086/1c24] disabled No operations
|
|
PCI: Leftover static devices:
|
|
PCI: 00:00:01.1
|
|
PCI: 00:00:01.2
|
|
PCI: 00:00:04.0
|
|
PCI: 00:00:06.0
|
|
PCI: Check your devicetree.cb.
|
|
PCI: 00:00:01.0 scanning...
|
|
do_pci_scan_bridge for PCI: 00:00:01.0
|
|
PCI: pci_scan_bus for segment group 00 bus 01
|
|
PCI: 00:00:01.0: Setting Max_Payload_Size to 256 for devices under this root port
|
|
scan_bus: bus PCI: 00:00:01.0 finished in 0 msecs
|
|
PCI: 00:00:1c.0 scanning...
|
|
do_pci_scan_bridge for PCI: 00:00:1c.0
|
|
PCI: pci_scan_bus for segment group 00 bus 02
|
|
PCI: 00:02:00.0 [10ec/0000] ops
|
|
PCI: 00:02:00.0 [10ec/8168] enabled
|
|
Enabling Common Clock Configuration
|
|
ASPM: Enabled L1
|
|
PCI: 00:02:00.0: No LTR support
|
|
PCI: 00:00:1c.0: Setting Max_Payload_Size to 128 for devices under this root port
|
|
scan_bus: bus PCI: 00:00:1c.0 finished in 1 msecs
|
|
PCI: 00:00:1c.4 scanning...
|
|
do_pci_scan_bridge for PCI: 00:00:1c.4
|
|
PCI: pci_scan_bus for segment group 00 bus 03
|
|
PCI: 00:03:00.0 [1b21/1142] enabled
|
|
Enabling Common Clock Configuration
|
|
ASPM: Enabled None
|
|
PCI: 00:03:00.0: No LTR support
|
|
PCI: 00:00:1c.4: Setting Max_Payload_Size to 128 for devices under this root port
|
|
scan_bus: bus PCI: 00:00:1c.4 finished in 1 msecs
|
|
PCI: 00:00:1f.0 scanning...
|
|
scan_static_bus for PCI: 00:00:1f.0
|
|
PNP: 002e.1 disabled
|
|
PNP: 002e.4 enabled
|
|
PNP: 002e.5 enabled
|
|
PNP: 002e.6 enabled
|
|
PNP: 002e.7 disabled
|
|
PNP: 002e.0 enabled
|
|
PNP: 002e.a enabled
|
|
scan_static_bus for PCI: 00:00:1f.0 done
|
|
scan_bus: bus PCI: 00:00:1f.0 finished in 1 msecs
|
|
PCI: 00:00:1f.3 scanning...
|
|
scan_generic_bus for PCI: 00:00:1f.3
|
|
scan_generic_bus for PCI: 00:00:1f.3 done
|
|
scan_bus: bus PCI: 00:00:1f.3 finished in 0 msecs
|
|
scan_bus: bus DOMAIN: 00000000 finished in 17 msecs
|
|
scan_static_bus for Root Device done
|
|
scan_bus: bus Root Device finished in 18 msecs
|
|
done
|
|
BS: BS_DEV_ENUMERATE run times (exec / console): 1 / 43 ms
|
|
found VGA at PCI: 00:00:02.0
|
|
Setting up VGA for PCI: 00:00:02.0
|
|
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 00000000
|
|
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
|
|
Allocating resources...
|
|
Reading resources...
|
|
Root Device read_resources segment group 0 bus 0
|
|
DOMAIN: 00000000 read_resources segment group 0 bus 0
|
|
Adding PCIe enhanced config space BAR 0xf0000000-0xf4000000.
|
|
TOUUD 0x27c600000 TOLUD 0x82a00000 TOM 0x200000000
|
|
MEBASE 0x1ff000000
|
|
IGD decoded, subtracting 32M UMA and 2M GTT
|
|
TSEG base 0x80000000 size 8M
|
|
Available memory below 4GB: 2048M
|
|
dev: PCI: 00:00:00.0, index: 0x3, base: 0x0, size: 0xa0000
|
|
dev: PCI: 00:00:00.0, index: 0x4, base: 0x100000, size: 0x7ff00000
|
|
Available memory above 4GB: 6086M
|
|
dev: PCI: 00:00:00.0, index: 0x5, base: 0x100000000, size: 0x17c600000
|
|
dev: PCI: 00:00:00.0, index: 0x6, base: 0x80000000, size: 0x2a00000
|
|
dev: PCI: 00:00:00.0, index: 0x7, base: 0xa0000, size: 0x20000
|
|
dev: PCI: 00:00:00.0, index: 0x8, base: 0xc0000, size: 0x40000
|
|
PCI: 00:00:01.0 read_resources segment group 0 bus 1
|
|
PCI: 00:00:01.0 read_resources segment group 0 bus 1 done
|
|
PCI: 00:00:1c.0 read_resources segment group 0 bus 2
|
|
PCI: 00:00:1c.0 read_resources segment group 0 bus 2 done
|
|
PCI: 00:00:1c.4 read_resources segment group 0 bus 3
|
|
PCI: 00:00:1c.4 read_resources segment group 0 bus 3 done
|
|
PCI: 00:00:1f.0 read_resources segment group 0 bus 0
|
|
PCI: 00:00:1f.0 read_resources segment group 0 bus 0 done
|
|
DOMAIN: 00000000 read_resources segment group 0 bus 0 done
|
|
Root Device read_resources segment group 0 bus 0 done
|
|
Done reading resources.
|
|
Show resources in subtree (Root Device)...After reading.
|
|
Root Device child on link 0 CPU_CLUSTER: 0
|
|
CPU_CLUSTER: 0
|
|
DOMAIN: 00000000 child on link 0 PCI: 00:00:00.0
|
|
DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
|
|
DOMAIN: 00000000 resource base 80000000 size 0 align 0 gran 0 limit efffffff flags 40040200 index 10000100
|
|
DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit fffffffff flags 40040200 index 10000200
|
|
PCI: 00:00:00.0
|
|
PCI: 00:00:00.0 resource base f0000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index 60
|
|
PCI: 00:00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 3
|
|
PCI: 00:00:00.0 resource base 100000 size 7ff00000 align 0 gran 0 limit 0 flags e0004200 index 4
|
|
PCI: 00:00:00.0 resource base 100000000 size 17c600000 align 0 gran 0 limit 0 flags e0004200 index 5
|
|
PCI: 00:00:00.0 resource base 80000000 size 2a00000 align 0 gran 0 limit 0 flags f0000200 index 6
|
|
PCI: 00:00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
|
|
PCI: 00:00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 8
|
|
PCI: 00:00:01.0
|
|
PCI: 00:00:01.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
|
|
PCI: 00:00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
|
|
PCI: 00:00:01.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
|
|
PCI: 00:00:02.0
|
|
PCI: 00:00:02.0 resource base 0 size 400000 align 22 gran 22 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 18
|
|
PCI: 00:00:02.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
|
|
PCI: 00:00:14.0
|
|
PCI: 00:00:16.0
|
|
PCI: 00:00:16.0 resource base 0 size 10 align 12 gran 4 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:16.1
|
|
PCI: 00:00:16.2
|
|
PCI: 00:00:16.3
|
|
PCI: 00:00:19.0
|
|
PCI: 00:00:1a.0
|
|
PCI: 00:00:1a.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 10
|
|
PCI: 00:00:1b.0
|
|
PCI: 00:00:1b.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:1c.5
|
|
PCI: 00:00:1c.1
|
|
PCI: 00:00:1c.2
|
|
PCI: 00:00:1c.3
|
|
PCI: 00:00:1c.0 child on link 0 PCI: 00:02:00.0
|
|
PCI: 00:00:1c.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
|
|
PCI: 00:00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
|
|
PCI: 00:00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
|
|
PCI: 00:02:00.0
|
|
PCI: 00:02:00.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 10
|
|
PCI: 00:02:00.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 1201 index 18
|
|
PCI: 00:02:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 1201 index 20
|
|
PCI: 00:00:1c.4 child on link 0 PCI: 00:03:00.0
|
|
PCI: 00:00:1c.4 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
|
|
PCI: 00:00:1c.4 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
|
|
PCI: 00:00:1c.4 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
|
|
PCI: 00:03:00.0
|
|
PCI: 00:03:00.0 resource base 0 size 8000 align 15 gran 15 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:1c.6
|
|
PCI: 00:00:1c.7
|
|
PCI: 00:00:1d.0
|
|
PCI: 00:00:1d.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 10
|
|
PCI: 00:00:1e.0
|
|
PCI: 00:00:1f.0 child on link 0 PNP: 002e.1
|
|
PCI: 00:00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
|
|
PCI: 00:00:1f.0 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags d0000200 index 2
|
|
PCI: 00:00:1f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags d0000200 index 3
|
|
PCI: 00:00:1f.0 resource base fed00000 size 1000 align 0 gran 0 limit 0 flags d0000200 index 4
|
|
PCI: 00:00:1f.0 resource base fed20000 size 20000 align 0 gran 0 limit 0 flags d0000200 index 5
|
|
PCI: 00:00:1f.0 resource base fed45000 size 4b000 align 0 gran 0 limit 0 flags d0000200 index 6
|
|
PCI: 00:00:1f.0 resource base fed1c000 size 4000 align 0 gran 0 limit 0 flags d0000200 index f0
|
|
PNP: 002e.1
|
|
PNP: 002e.1 resource base 3f8 size 8 align 3 gran 3 limit fff flags c0000100 index 60
|
|
PNP: 002e.1 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.1 resource base 50 size 0 align 0 gran 0 limit 0 flags c0000400 index f1
|
|
PNP: 002e.4
|
|
PNP: 002e.4 resource base 290 size 8 align 3 gran 3 limit fff flags c0000100 index 60
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.4 resource base a20 size 4 align 2 gran 2 limit fff flags c0000100 index 62
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f4
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index fa
|
|
PNP: 002e.5
|
|
PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit fff flags c0000100 index 60
|
|
PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit fff flags c0000100 index 62
|
|
PNP: 002e.6
|
|
PNP: 002e.6 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.7
|
|
PNP: 002e.7 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index 25
|
|
PNP: 002e.7 resource base f3 size 0 align 0 gran 0 limit 0 flags c0000400 index 26
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index 27
|
|
PNP: 002e.7 resource base 22 size 0 align 0 gran 0 limit 0 flags c0000400 index 28
|
|
PNP: 002e.7 resource base 80 size 0 align 0 gran 0 limit 0 flags c0000400 index 29
|
|
PNP: 002e.7 resource base 48 size 0 align 0 gran 0 limit 0 flags c0000400 index 2b
|
|
PNP: 002e.7 resource base 80 size 0 align 0 gran 0 limit 0 flags c0000400 index 2c
|
|
PNP: 002e.7 resource base a00 size 1 align 0 gran 0 limit fff flags c0000100 index 60
|
|
PNP: 002e.7 resource base a00 size 8 align 3 gran 3 limit fff flags c0000100 index 62
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000100 index 64
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.7 resource base 38 size 0 align 0 gran 0 limit 0 flags c0000400 index 73
|
|
PNP: 002e.7 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index c0
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index c2
|
|
PNP: 002e.7 resource base 62 size 0 align 0 gran 0 limit 0 flags c0000400 index c3
|
|
PNP: 002e.7 resource base 7 size 0 align 0 gran 0 limit 0 flags c0000400 index e9
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index f0
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index f1
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index f6
|
|
PNP: 002e.0
|
|
PNP: 002e.0 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
|
|
PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
|
|
PNP: 002e.a
|
|
PNP: 002e.a resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
|
|
PNP: 002e.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
|
|
PCI: 00:00:1f.2
|
|
PCI: 00:00:1f.2 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
|
|
PCI: 00:00:1f.2 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
|
|
PCI: 00:00:1f.2 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
|
|
PCI: 00:00:1f.2 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
|
|
PCI: 00:00:1f.2 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 20
|
|
PCI: 00:00:1f.2 resource base 0 size 800 align 12 gran 11 limit ffffffff flags 200 index 24
|
|
PCI: 00:00:1f.3
|
|
PCI: 00:00:1f.3 resource base 0 size 100 align 12 gran 8 limit ffffffffffffffff flags 201 index 10
|
|
PCI: 00:00:1f.3 resource base 400 size 20 align 0 gran 0 limit 41f flags f0000100 index 20
|
|
PCI: 00:00:1f.5
|
|
PCI: 00:00:1f.6
|
|
=== Resource allocator: DOMAIN: 00000000 - Pass 1 (relative placement) ===
|
|
PCI: 00:00:1c.0 io: size: 0 align: 12 gran: 12 limit: ffff
|
|
PCI: 00:02:00.0 10 * [0x0 - 0xff] io
|
|
PCI: 00:00:1c.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
|
|
PCI: 00:00:1c.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
|
|
PCI: 00:00:1c.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff done
|
|
PCI: 00:00:1c.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
|
|
PCI: 00:02:00.0 20 * [0x0 - 0x3fff] prefmem
|
|
PCI: 00:02:00.0 18 * [0x4000 - 0x4fff] prefmem
|
|
PCI: 00:00:1c.0 prefmem: size: 100000 align: 20 gran: 20 limit: ffffffff done
|
|
PCI: 00:00:1c.4 io: size: 0 align: 12 gran: 12 limit: ffff
|
|
PCI: 00:00:1c.4 io: size: 0 align: 12 gran: 12 limit: ffff done
|
|
PCI: 00:00:1c.4 mem: size: 0 align: 20 gran: 20 limit: ffffffff
|
|
PCI: 00:03:00.0 10 * [0x0 - 0x7fff] mem
|
|
PCI: 00:00:1c.4 mem: size: 100000 align: 20 gran: 20 limit: ffffffff done
|
|
PCI: 00:00:1c.4 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
|
|
PCI: 00:00:1c.4 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
|
|
=== Resource allocator: DOMAIN: 00000000 - Pass 2 (allocating resources) ===
|
|
DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 10000000 base 00000000 limit 00000fff io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.1 60 base 000003f8 limit 000003ff io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.4 60 base 00000290 limit 00000297 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.4 62 base 00000a20 limit 00000a23 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.5 60 base 00000060 limit 00000060 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.5 62 base 00000064 limit 00000064 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.7 60 base 00000a00 limit 00000a00 io (fixed)
|
|
avoid_fixed_resources: PNP: 002e.7 62 base 00000a00 limit 00000a07 io (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.3 20 base 00000400 limit 0000041f io (fixed)
|
|
DOMAIN: 00000000: Resource ranges:
|
|
* Base: 1000, Size: f000, Tag: 100
|
|
PCI: 00:00:1c.0 1c * [0xf000 - 0xffff] limit: ffff io
|
|
PCI: 00:00:02.0 20 * [0xefc0 - 0xefff] limit: efff io
|
|
PCI: 00:00:1f.2 20 * [0xefa0 - 0xefbf] limit: efbf io
|
|
Resource didn't fit!!!
|
|
PNP: 002e.0 60 * size: 0x8 limit: fff io
|
|
Resource didn't fit!!!
|
|
PNP: 002e.a 60 * size: 0x8 limit: fff io
|
|
PCI: 00:00:1f.2 10 * [0xef98 - 0xef9f] limit: ef9f io
|
|
PCI: 00:00:1f.2 18 * [0xef90 - 0xef97] limit: ef97 io
|
|
PCI: 00:00:1f.2 14 * [0xef8c - 0xef8f] limit: ef8f io
|
|
PCI: 00:00:1f.2 1c * [0xef88 - 0xef8b] limit: ef8b io
|
|
DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done
|
|
DOMAIN: 00000000 mem: base: 80000000 size: 0 align: 0 gran: 0 limit: efffffff
|
|
DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: fffffffff
|
|
avoid_fixed_resources: PCI: 00:00:00.0 60 base f0000000 limit f3ffffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 03 base 00000000 limit 0009ffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 04 base 00100000 limit 7fffffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 05 base 100000000 limit 27c5fffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 06 base 80000000 limit 829fffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 07 base 000a0000 limit 000bffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:00.0 08 base 000c0000 limit 000fffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 02 base ff000000 limit ffffffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 03 base fec00000 limit fec00fff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 04 base fed00000 limit fed00fff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 05 base fed20000 limit fed3ffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 06 base fed45000 limit fed8ffff mem (fixed)
|
|
avoid_fixed_resources: PCI: 00:00:1f.0 f0 base fed1c000 limit fed1ffff mem (fixed)
|
|
DOMAIN: 00000000: Resource ranges:
|
|
* Base: 82a00000, Size: 6d600000, Tag: 200
|
|
* Base: 27c600000, Size: d83a00000, Tag: 200
|
|
PCI: 00:00:02.0 18 * [0xe0000000 - 0xefffffff] limit: efffffff prefmem
|
|
PCI: 00:00:02.0 10 * [0xdfc00000 - 0xdfffffff] limit: dfffffff mem
|
|
PCI: 00:00:1c.0 24 * [0xdfb00000 - 0xdfbfffff] limit: dfbfffff prefmem
|
|
PCI: 00:00:1c.4 20 * [0xdfa00000 - 0xdfafffff] limit: dfafffff mem
|
|
PCI: 00:00:1b.0 10 * [0xdf9fc000 - 0xdf9fffff] limit: df9fffff mem
|
|
PCI: 00:00:1f.2 24 * [0xdf9fb000 - 0xdf9fb7ff] limit: df9fb7ff mem
|
|
PCI: 00:00:1a.0 10 * [0xdf9fa000 - 0xdf9fa3ff] limit: df9fa3ff mem
|
|
PCI: 00:00:1d.0 10 * [0xdf9f9000 - 0xdf9f93ff] limit: df9f93ff mem
|
|
PCI: 00:00:1f.3 10 * [0xdf9f8000 - 0xdf9f80ff] limit: df9f80ff mem
|
|
PCI: 00:00:16.0 10 * [0xdf9f7000 - 0xdf9f700f] limit: df9f700f mem
|
|
DOMAIN: 00000000 mem: base: 80000000 size: 0 align: 0 gran: 0 limit: efffffff done
|
|
DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: fffffffff done
|
|
PCI: 00:02:00.0 10 * [0xf000 - 0xf0ff] limit: f0ff io
|
|
PCI: 00:02:00.0 18 * [0xdfb04000 - 0xdfb04fff] limit: dfb04fff prefmem
|
|
PCI: 00:02:00.0 20 * [0xdfb00000 - 0xdfb03fff] limit: dfb03fff prefmem
|
|
PCI: 00:03:00.0 10 * [0xdfa00000 - 0xdfa07fff] limit: dfa07fff mem
|
|
=== Resource allocator: DOMAIN: 00000000 - resource allocation complete ===
|
|
Root Device assign_resources, segment group 0 bus 0
|
|
DOMAIN: 00000000 assign_resources, segment group 0 bus 0
|
|
PCI: 00:00:01.0 1c <- [0x000000000000ffff - 0x000000000000fffe] size 0x00000000 gran 0x0c seg 00 bus 01 io
|
|
PCI: 00:00:01.0 24 <- [0xffffffffffffffff - 0xfffffffffffffffe] size 0x00000000 gran 0x14 seg 00 bus 01 prefmem
|
|
PCI: 00:00:01.0 20 <- [0x00000000ffffffff - 0x00000000fffffffe] size 0x00000000 gran 0x14 seg 00 bus 01 mem
|
|
PCI: 00:00:02.0 10 <- [0x00000000dfc00000 - 0x00000000dfffffff] size 0x00400000 gran 0x16 mem64
|
|
PCI: 00:00:02.0 18 <- [0x00000000e0000000 - 0x00000000efffffff] size 0x10000000 gran 0x1c prefmem64
|
|
PCI: 00:00:02.0 20 <- [0x000000000000efc0 - 0x000000000000efff] size 0x00000040 gran 0x06 io
|
|
PCI: 00:00:16.0 10 <- [0x00000000df9f7000 - 0x00000000df9f700f] size 0x00000010 gran 0x04 mem64
|
|
PCI: 00:00:1a.0 10 <- [0x00000000df9fa000 - 0x00000000df9fa3ff] size 0x00000400 gran 0x0a mem
|
|
PCI: 00:00:1b.0 10 <- [0x00000000df9fc000 - 0x00000000df9fffff] size 0x00004000 gran 0x0e mem64
|
|
PCI: 00:00:1c.0 1c <- [0x000000000000f000 - 0x000000000000ffff] size 0x00001000 gran 0x0c seg 00 bus 02 io
|
|
PCI: 00:00:1c.0 24 <- [0x00000000dfb00000 - 0x00000000dfbfffff] size 0x00100000 gran 0x14 seg 00 bus 02 prefmem
|
|
PCI: 00:00:1c.0 20 <- [0x00000000ffffffff - 0x00000000fffffffe] size 0x00000000 gran 0x14 seg 00 bus 02 mem
|
|
PCI: 00:00:1c.0 assign_resources, segment group 0 bus 2
|
|
PCI: 00:02:00.0 10 <- [0x000000000000f000 - 0x000000000000f0ff] size 0x00000100 gran 0x08 io
|
|
PCI: 00:02:00.0 18 <- [0x00000000dfb04000 - 0x00000000dfb04fff] size 0x00001000 gran 0x0c prefmem64
|
|
PCI: 00:02:00.0 20 <- [0x00000000dfb00000 - 0x00000000dfb03fff] size 0x00004000 gran 0x0e prefmem64
|
|
PCI: 00:00:1c.0 assign_resources, segment group 0 bus 2 done
|
|
PCI: 00:00:1c.4 1c <- [0x000000000000ffff - 0x000000000000fffe] size 0x00000000 gran 0x0c seg 00 bus 03 io
|
|
PCI: 00:00:1c.4 24 <- [0xffffffffffffffff - 0xfffffffffffffffe] size 0x00000000 gran 0x14 seg 00 bus 03 prefmem
|
|
PCI: 00:00:1c.4 20 <- [0x00000000dfa00000 - 0x00000000dfafffff] size 0x00100000 gran 0x14 seg 00 bus 03 mem
|
|
PCI: 00:00:1c.4 assign_resources, segment group 0 bus 3
|
|
PCI: 00:03:00.0 10 <- [0x00000000dfa00000 - 0x00000000dfa07fff] size 0x00008000 gran 0x0f mem64
|
|
PCI: 00:00:1c.4 assign_resources, segment group 0 bus 3 done
|
|
PCI: 00:00:1d.0 10 <- [0x00000000df9f9000 - 0x00000000df9f93ff] size 0x00000400 gran 0x0a mem
|
|
PCI: 00:00:1f.0 assign_resources, segment group 0 bus 0
|
|
PNP: 002e.4 60 <- [0x0000000000000290 - 0x0000000000000297] size 0x00000008 gran 0x03 io
|
|
PNP: 002e.4 70 <- [0x0000000000000000 - 0x0000000000000000] size 0x00000001 gran 0x00 irq
|
|
PNP: 002e.4 62 <- [0x0000000000000a20 - 0x0000000000000a23] size 0x00000004 gran 0x02 io
|
|
PNP: 002e.4 f4 irq size: 0x0000000001 not assigned in devicetree
|
|
PNP: 002e.4 fa irq size: 0x0000000001 not assigned in devicetree
|
|
PNP: 002e.5 60 <- [0x0000000000000060 - 0x0000000000000060] size 0x00000001 gran 0x00 io
|
|
PNP: 002e.5 70 <- [0x0000000000000001 - 0x0000000000000001] size 0x00000001 gran 0x00 irq
|
|
PNP: 002e.5 62 <- [0x0000000000000064 - 0x0000000000000064] size 0x00000001 gran 0x00 io
|
|
PNP: 002e.6 70 <- [0x000000000000000c - 0x000000000000000c] size 0x00000001 gran 0x00 irq
|
|
PNP: 002e.0 60 io size: 0x0000000008 not assigned in devicetree
|
|
PNP: 002e.0 70 irq size: 0x0000000001 not assigned in devicetree
|
|
PNP: 002e.a 60 io size: 0x0000000008 not assigned in devicetree
|
|
PNP: 002e.a 70 irq size: 0x0000000001 not assigned in devicetree
|
|
PCI: 00:00:1f.0 assign_resources, segment group 0 bus 0 done
|
|
PCI: 00:00:1f.2 10 <- [0x000000000000ef98 - 0x000000000000ef9f] size 0x00000008 gran 0x03 io
|
|
PCI: 00:00:1f.2 14 <- [0x000000000000ef8c - 0x000000000000ef8f] size 0x00000004 gran 0x02 io
|
|
PCI: 00:00:1f.2 18 <- [0x000000000000ef90 - 0x000000000000ef97] size 0x00000008 gran 0x03 io
|
|
PCI: 00:00:1f.2 1c <- [0x000000000000ef88 - 0x000000000000ef8b] size 0x00000004 gran 0x02 io
|
|
PCI: 00:00:1f.2 20 <- [0x000000000000efa0 - 0x000000000000efbf] size 0x00000020 gran 0x05 io
|
|
PCI: 00:00:1f.2 24 <- [0x00000000df9fb000 - 0x00000000df9fb7ff] size 0x00000800 gran 0x0b mem
|
|
PCI: 00:00:1f.3 10 <- [0x00000000df9f8000 - 0x00000000df9f80ff] size 0x00000100 gran 0x08 mem64
|
|
DOMAIN: 00000000 assign_resources, segment group 0 bus 0 done
|
|
Root Device assign_resources, segment group 0 bus 0 done
|
|
Done setting resources.
|
|
Show resources in subtree (Root Device)...After assigning values.
|
|
Root Device child on link 0 CPU_CLUSTER: 0
|
|
CPU_CLUSTER: 0
|
|
DOMAIN: 00000000 child on link 0 PCI: 00:00:00.0
|
|
DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
|
|
DOMAIN: 00000000 resource base 80000000 size 0 align 0 gran 0 limit efffffff flags 40040200 index 10000100
|
|
DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit fffffffff flags 40040200 index 10000200
|
|
PCI: 00:00:00.0
|
|
PCI: 00:00:00.0 resource base f0000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index 60
|
|
PCI: 00:00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 3
|
|
PCI: 00:00:00.0 resource base 100000 size 7ff00000 align 0 gran 0 limit 0 flags e0004200 index 4
|
|
PCI: 00:00:00.0 resource base 100000000 size 17c600000 align 0 gran 0 limit 0 flags e0004200 index 5
|
|
PCI: 00:00:00.0 resource base 80000000 size 2a00000 align 0 gran 0 limit 0 flags f0000200 index 6
|
|
PCI: 00:00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
|
|
PCI: 00:00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 8
|
|
PCI: 00:00:01.0
|
|
PCI: 00:00:01.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 20080102 index 1c
|
|
PCI: 00:00:01.0 resource base ffffffffffffffff size 0 align 20 gran 20 limit ffffffffffffffff flags 20081202 index 24
|
|
PCI: 00:00:01.0 resource base ffffffff size 0 align 20 gran 20 limit ffffffff flags 20080202 index 20
|
|
PCI: 00:00:02.0
|
|
PCI: 00:00:02.0 resource base dfc00000 size 400000 align 22 gran 22 limit dfffffff flags 60000201 index 10
|
|
PCI: 00:00:02.0 resource base e0000000 size 10000000 align 28 gran 28 limit efffffff flags 60001201 index 18
|
|
PCI: 00:00:02.0 resource base efc0 size 40 align 6 gran 6 limit efff flags 60000100 index 20
|
|
PCI: 00:00:14.0
|
|
PCI: 00:00:16.0
|
|
PCI: 00:00:16.0 resource base df9f7000 size 10 align 12 gran 4 limit df9f700f flags 60000201 index 10
|
|
PCI: 00:00:16.1
|
|
PCI: 00:00:16.2
|
|
PCI: 00:00:16.3
|
|
PCI: 00:00:19.0
|
|
PCI: 00:00:1a.0
|
|
PCI: 00:00:1a.0 resource base df9fa000 size 400 align 12 gran 10 limit df9fa3ff flags 60000200 index 10
|
|
PCI: 00:00:1b.0
|
|
PCI: 00:00:1b.0 resource base df9fc000 size 4000 align 14 gran 14 limit df9fffff flags 60000201 index 10
|
|
PCI: 00:00:1c.5
|
|
PCI: 00:00:1c.1
|
|
PCI: 00:00:1c.2
|
|
PCI: 00:00:1c.3
|
|
PCI: 00:00:1c.0 child on link 0 PCI: 00:02:00.0
|
|
PCI: 00:00:1c.0 resource base f000 size 1000 align 12 gran 12 limit ffff flags 60080102 index 1c
|
|
PCI: 00:00:1c.0 resource base dfb00000 size 100000 align 20 gran 20 limit dfbfffff flags 60081202 index 24
|
|
PCI: 00:00:1c.0 resource base ffffffff size 0 align 20 gran 20 limit ffffffff flags 20080202 index 20
|
|
PCI: 00:02:00.0
|
|
PCI: 00:02:00.0 resource base f000 size 100 align 8 gran 8 limit f0ff flags 60000100 index 10
|
|
PCI: 00:02:00.0 resource base dfb04000 size 1000 align 12 gran 12 limit dfb04fff flags 60001201 index 18
|
|
PCI: 00:02:00.0 resource base dfb00000 size 4000 align 14 gran 14 limit dfb03fff flags 60001201 index 20
|
|
PCI: 00:00:1c.4 child on link 0 PCI: 00:03:00.0
|
|
PCI: 00:00:1c.4 resource base ffff size 0 align 12 gran 12 limit ffff flags 20080102 index 1c
|
|
PCI: 00:00:1c.4 resource base ffffffffffffffff size 0 align 20 gran 20 limit ffffffffffffffff flags 20081202 index 24
|
|
PCI: 00:00:1c.4 resource base dfa00000 size 100000 align 20 gran 20 limit dfafffff flags 60080202 index 20
|
|
PCI: 00:03:00.0
|
|
PCI: 00:03:00.0 resource base dfa00000 size 8000 align 15 gran 15 limit dfa07fff flags 60000201 index 10
|
|
PCI: 00:00:1c.6
|
|
PCI: 00:00:1c.7
|
|
PCI: 00:00:1d.0
|
|
PCI: 00:00:1d.0 resource base df9f9000 size 400 align 12 gran 10 limit df9f93ff flags 60000200 index 10
|
|
PCI: 00:00:1e.0
|
|
PCI: 00:00:1f.0 child on link 0 PNP: 002e.1
|
|
PCI: 00:00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
|
|
PCI: 00:00:1f.0 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags d0000200 index 2
|
|
PCI: 00:00:1f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags d0000200 index 3
|
|
PCI: 00:00:1f.0 resource base fed00000 size 1000 align 0 gran 0 limit 0 flags d0000200 index 4
|
|
PCI: 00:00:1f.0 resource base fed20000 size 20000 align 0 gran 0 limit 0 flags d0000200 index 5
|
|
PCI: 00:00:1f.0 resource base fed45000 size 4b000 align 0 gran 0 limit 0 flags d0000200 index 6
|
|
PCI: 00:00:1f.0 resource base fed1c000 size 4000 align 0 gran 0 limit 0 flags d0000200 index f0
|
|
PNP: 002e.1
|
|
PNP: 002e.1 resource base 3f8 size 8 align 3 gran 3 limit fff flags c0000100 index 60
|
|
PNP: 002e.1 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.1 resource base 50 size 0 align 0 gran 0 limit 0 flags c0000400 index f1
|
|
PNP: 002e.4
|
|
PNP: 002e.4 resource base 290 size 8 align 3 gran 3 limit fff flags e0000100 index 60
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
|
|
PNP: 002e.4 resource base a20 size 4 align 2 gran 2 limit fff flags e0000100 index 62
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f4
|
|
PNP: 002e.4 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index fa
|
|
PNP: 002e.5
|
|
PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit fff flags e0000100 index 60
|
|
PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
|
|
PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit fff flags e0000100 index 62
|
|
PNP: 002e.6
|
|
PNP: 002e.6 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 70
|
|
PNP: 002e.7
|
|
PNP: 002e.7 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index 25
|
|
PNP: 002e.7 resource base f3 size 0 align 0 gran 0 limit 0 flags c0000400 index 26
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index 27
|
|
PNP: 002e.7 resource base 22 size 0 align 0 gran 0 limit 0 flags c0000400 index 28
|
|
PNP: 002e.7 resource base 80 size 0 align 0 gran 0 limit 0 flags c0000400 index 29
|
|
PNP: 002e.7 resource base 48 size 0 align 0 gran 0 limit 0 flags c0000400 index 2b
|
|
PNP: 002e.7 resource base 80 size 0 align 0 gran 0 limit 0 flags c0000400 index 2c
|
|
PNP: 002e.7 resource base a00 size 1 align 0 gran 0 limit fff flags c0000100 index 60
|
|
PNP: 002e.7 resource base a00 size 8 align 3 gran 3 limit fff flags c0000100 index 62
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000100 index 64
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index 70
|
|
PNP: 002e.7 resource base 38 size 0 align 0 gran 0 limit 0 flags c0000400 index 73
|
|
PNP: 002e.7 resource base 4 size 0 align 0 gran 0 limit 0 flags c0000400 index c0
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index c2
|
|
PNP: 002e.7 resource base 62 size 0 align 0 gran 0 limit 0 flags c0000400 index c3
|
|
PNP: 002e.7 resource base 7 size 0 align 0 gran 0 limit 0 flags c0000400 index e9
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index f0
|
|
PNP: 002e.7 resource base 0 size 0 align 0 gran 0 limit 0 flags c0000400 index f1
|
|
PNP: 002e.7 resource base e size 0 align 0 gran 0 limit 0 flags c0000400 index f6
|
|
PNP: 002e.0
|
|
PNP: 002e.0 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
|
|
PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
|
|
PNP: 002e.a
|
|
PNP: 002e.a resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
|
|
PNP: 002e.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
|
|
PCI: 00:00:1f.2
|
|
PCI: 00:00:1f.2 resource base ef98 size 8 align 3 gran 3 limit ef9f flags 60000100 index 10
|
|
PCI: 00:00:1f.2 resource base ef8c size 4 align 2 gran 2 limit ef8f flags 60000100 index 14
|
|
PCI: 00:00:1f.2 resource base ef90 size 8 align 3 gran 3 limit ef97 flags 60000100 index 18
|
|
PCI: 00:00:1f.2 resource base ef88 size 4 align 2 gran 2 limit ef8b flags 60000100 index 1c
|
|
PCI: 00:00:1f.2 resource base efa0 size 20 align 5 gran 5 limit efbf flags 60000100 index 20
|
|
PCI: 00:00:1f.2 resource base df9fb000 size 800 align 12 gran 11 limit df9fb7ff flags 60000200 index 24
|
|
PCI: 00:00:1f.3
|
|
PCI: 00:00:1f.3 resource base df9f8000 size 100 align 12 gran 8 limit df9f80ff flags 60000201 index 10
|
|
PCI: 00:00:1f.3 resource base 400 size 20 align 0 gran 0 limit 41f flags f0000100 index 20
|
|
PCI: 00:00:1f.5
|
|
PCI: 00:00:1f.6
|
|
Done allocating resources.
|
|
BS: BS_DEV_RESOURCES run times (exec / console): 2 / 90 ms
|
|
Enabling resources...
|
|
PCI: 00:00:00.0 subsystem <- 1043/844d
|
|
PCI: 00:00:00.0 cmd <- 06
|
|
PCI: 00:00:01.0 bridge ctrl <- 0013
|
|
PCI: 00:00:01.0 subsystem <- 1043/844d
|
|
PCI: 00:00:01.0 cmd <- 00
|
|
PCI: 00:00:02.0 subsystem <- 1043/844d
|
|
PCI: 00:00:02.0 cmd <- 03
|
|
PCI: 00:00:16.0 subsystem <- 1043/844d
|
|
PCI: 00:00:16.0 cmd <- 02
|
|
PCI: 00:00:1a.0 subsystem <- 1043/844d
|
|
PCI: 00:00:1a.0 cmd <- 102
|
|
PCI: 00:00:1b.0 subsystem <- 1043/8415
|
|
PCI: 00:00:1b.0 cmd <- 102
|
|
PCI: 00:00:1c.0 bridge ctrl <- 0013
|
|
PCI: 00:00:1c.0 subsystem <- 1043/844d
|
|
PCI: 00:00:1c.0 cmd <- 107
|
|
PCI: 00:00:1c.4 bridge ctrl <- 0013
|
|
PCI: 00:00:1c.4 subsystem <- 1043/844d
|
|
PCI: 00:00:1c.4 cmd <- 106
|
|
PCI: 00:00:1d.0 subsystem <- 1043/844d
|
|
PCI: 00:00:1d.0 cmd <- 102
|
|
PCI: 00:00:1f.0 subsystem <- 1043/844d
|
|
PCI: 00:00:1f.0 cmd <- 107
|
|
PCI: 00:00:1f.2 subsystem <- 1043/844d
|
|
PCI: 00:00:1f.2 cmd <- 03
|
|
PCI: 00:00:1f.3 subsystem <- 1043/844d
|
|
PCI: 00:00:1f.3 cmd <- 103
|
|
PCI: 00:02:00.0 cmd <- 103
|
|
PCI: 00:03:00.0 cmd <- 02
|
|
done.
|
|
BS: BS_DEV_ENABLE run times (exec / console): 0 / 4 ms
|
|
Initializing devices...
|
|
CPU_CLUSTER: 0 init
|
|
LAPIC 0x0 in XAPIC mode.
|
|
MTRR: Physical address space:
|
|
0x0000000000000000 - 0x000000000009ffff size 0x000a0000 type 6
|
|
0x00000000000a0000 - 0x00000000000bffff size 0x00020000 type 0
|
|
0x00000000000c0000 - 0x000000007fffffff size 0x7ff40000 type 6
|
|
0x0000000080000000 - 0x00000000dfffffff size 0x60000000 type 0
|
|
0x00000000e0000000 - 0x00000000efffffff size 0x10000000 type 1
|
|
0x00000000f0000000 - 0x00000000ffffffff size 0x10000000 type 0
|
|
0x0000000100000000 - 0x000000027c5fffff size 0x17c600000 type 6
|
|
apic_id 0x0: MTRR: Fixed MSR 0x250 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x258 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x259 0x0000000000000000
|
|
apic_id 0x0: MTRR: Fixed MSR 0x268 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x269 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26a 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26b 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26c 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26d 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26e 0x0606060606060606
|
|
apic_id 0x0: MTRR: Fixed MSR 0x26f 0x0606060606060606
|
|
apic_id 0x0 call enable_fixed_mtrr()
|
|
apic_id 0x0 setup mtrr for CPU physical address size: 36 bits
|
|
MTRR: default type WB/UC MTRR counts: 4/4.
|
|
MTRR: UC selected as default type.
|
|
MTRR: 0 base 0x0000000000000000 mask 0x0000000f80000000 type 6
|
|
MTRR: 1 base 0x00000000e0000000 mask 0x0000000ff0000000 type 1
|
|
MTRR: 2 base 0x0000000100000000 mask 0x0000000f00000000 type 6
|
|
MTRR: 3 base 0x0000000200000000 mask 0x0000000f80000000 type 6
|
|
|
|
MTRR check
|
|
Fixed MTRRs : Enabled
|
|
Variable MTRRs: Enabled
|
|
|
|
CPU has 2 cores, 4 threads enabled.
|
|
Setting up SMI for CPU
|
|
Will perform SMM setup.
|
|
microcode: sig=0x306a9 pf=0x2 revision=0x21
|
|
FMAP: area COREBOOT found @ 450200 (3866112 bytes)
|
|
CBFS: Found 'cpu_microcode_blob.bin' @0x80 size 0x6800 in mcache @0x7fffe94c
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
LAPIC 0x0 in XAPIC mode.
|
|
CPU: APIC: 00 enabled
|
|
CPU: APIC: 01 enabled
|
|
CPU: APIC: 02 enabled
|
|
CPU: APIC: 03 enabled
|
|
Loading module at 0x00030000 with entry 0x00030000. filesize: 0x178 memsize: 0x178
|
|
Processing 16 relocs. Offset value of 0x00030000
|
|
Attempting to start 3 APs
|
|
Waiting for 10ms after sending INIT.
|
|
Waiting for SIPI to complete...
|
|
LAPIC 0x1 in XAPIC mode.
|
|
done.
|
|
AP: slot 1 apic_id 1, MCU rev: 0x00000021
|
|
APs are ready after 0us
|
|
Waiting for SIPI to complete...
|
|
done.
|
|
APs are ready after 0us
|
|
LAPIC 0x2 in XAPIC mode.
|
|
LAPIC 0x3 in XAPIC mode.
|
|
AP: slot 3 apic_id 2, MCU rev: 0x00000021
|
|
AP: slot 2 apic_id 3, MCU rev: 0x00000021
|
|
APs are ready after 10400us
|
|
smm_setup_relocation_handler: enter
|
|
smm_setup_relocation_handler: exit
|
|
Loading module at 0x00038000 with entry 0x00038000. filesize: 0x1a0 memsize: 0x1a0
|
|
Processing 9 relocs. Offset value of 0x00038000
|
|
smm_module_setup_stub: stack_top = 0x80001000
|
|
smm_module_setup_stub: per cpu stack_size = 0x400
|
|
smm_module_setup_stub: runtime.smm_size = 0x10000
|
|
SMM Module: stub loaded at 38000. Will call 0x7fe7d17b
|
|
Installing permanent SMM handler to 0x80000000
|
|
HANDLER [0x802f9000-0x802ffdc7]
|
|
|
|
CPU 0
|
|
ss0 [0x802f8c00-0x802f8fff]
|
|
stub0 [0x802f1000-0x802f119f]
|
|
|
|
CPU 1
|
|
ss1 [0x802f8800-0x802f8bff]
|
|
stub1 [0x802f0c00-0x802f0d9f]
|
|
|
|
CPU 2
|
|
ss2 [0x802f8400-0x802f87ff]
|
|
stub2 [0x802f0800-0x802f099f]
|
|
|
|
CPU 3
|
|
ss3 [0x802f8000-0x802f83ff]
|
|
stub3 [0x802f0400-0x802f059f]
|
|
|
|
stacks [0x80000000-0x80000fff]
|
|
Loading module at 0x802f9000 with entry 0x802fa3f8. filesize: 0x6c18 memsize: 0x6dc8
|
|
Processing 524 relocs. Offset value of 0x802f9000
|
|
Loading module at 0x802f1000 with entry 0x802f1000. filesize: 0x1a0 memsize: 0x1a0
|
|
Processing 9 relocs. Offset value of 0x802f1000
|
|
smm_module_setup_stub: stack_top = 0x80001000
|
|
smm_module_setup_stub: per cpu stack_size = 0x400
|
|
smm_module_setup_stub: runtime.smm_size = 0x300000
|
|
SMM Module: placing smm entry code at 802f0c00, cpu # 0x1
|
|
smm_place_entry_code: copying from 802f1000 to 802f0c00 0x1a0 bytes
|
|
SMM Module: placing smm entry code at 802f0800, cpu # 0x2
|
|
smm_place_entry_code: copying from 802f1000 to 802f0800 0x1a0 bytes
|
|
SMM Module: placing smm entry code at 802f0400, cpu # 0x3
|
|
smm_place_entry_code: copying from 802f1000 to 802f0400 0x1a0 bytes
|
|
SMM Module: stub loaded at 802f1000. Will call 0x802fa3f8
|
|
smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x802e9000, cpu = 0
|
|
In relocation handler: cpu 0
|
|
New SMBASE=0x802e9000 IEDBASE=0x80400000
|
|
SMM revision: 0x00030101
|
|
Writing SMRR. base = 0x80000006, mask=0xff800800
|
|
Relocation complete.
|
|
microcode: Update skipped, already up-to-date
|
|
smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x802e8c00, cpu = 1
|
|
In relocation handler: cpu 1
|
|
New SMBASE=0x802e8c00 IEDBASE=0x80400000
|
|
SMM revision: 0x00030101
|
|
Writing SMRR. base = 0x80000006, mask=0xff800800
|
|
Relocation complete.
|
|
microcode: Update skipped, already up-to-date
|
|
smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x802e8800, cpu = 2
|
|
In relocation handler: cpu 2
|
|
New SMBASE=0x802e8800 IEDBASE=0x80400000
|
|
SMM revision: 0x00030101
|
|
Writing SMRR. base = 0x80000006, mask=0xff800800
|
|
Relocation complete.
|
|
smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x802e8400, cpu = 3
|
|
microcode: Update skipped, already up-to-date
|
|
In relocation handler: cpu 3
|
|
New SMBASE=0x802e8400 IEDBASE=0x80400000
|
|
SMM revision: 0x00030101
|
|
Writing SMRR. base = 0x80000006, mask=0xff800800
|
|
Relocation complete.
|
|
microcode: Update skipped, already up-to-date
|
|
APs are ready after 4700us
|
|
Initializing CPU #0
|
|
CPU: vendor Intel device 306a9
|
|
CPU: family 06, model 3a, stepping 09
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
CPU: cpuid(1) 0x306a9
|
|
CPU: AES NOT supported
|
|
CPU: TXT NOT supported
|
|
CPU: VT supported
|
|
IA32_FEATURE_CONTROL already locked; VMX status: enabled
|
|
IA32_FEATURE_CONTROL already locked
|
|
APIC: 00: PP0 current limit not set in devicetree
|
|
APIC: 00: PP0 PSI0 not set in devicetree
|
|
APIC: 00: PP0 PSI1 not set in devicetree
|
|
APIC: 00: PP0 PSI2 not set in devicetree
|
|
APIC: 00: PP1 current limit not set in devicetree
|
|
APIC: 00: PP1 PSI0 not set in devicetree
|
|
APIC: 00: PP1 PSI1 not set in devicetree
|
|
APIC: 00: PP1 PSI2 not set in devicetree
|
|
APIC: 00: Programmable ratio limit for turbo mode is disabled
|
|
cpu: energy policy set to 6
|
|
model_x06ax: frequency set to 3300
|
|
Turbo is unavailable
|
|
CPU #0 initialized
|
|
Initializing CPU #1
|
|
Initializing CPU #2
|
|
Initializing CPU #3
|
|
CPU: vendor Intel device 306a9
|
|
CPU: family 06, model 3a, stepping 09
|
|
CPU: vendor Intel device 306a9
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
CPU: family 06, model 3a, stepping 09
|
|
CPU: cpuid(1) 0x306a9
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
CPU: AES NOT supported
|
|
CPU: TXT NOT supported
|
|
CPU: VT supported
|
|
CPU: cpuid(1) 0x306a9
|
|
IA32_FEATURE_CONTROL already locked; VMX status: enabled
|
|
CPU: AES NOT supported
|
|
CPU: TXT NOT supported
|
|
CPU: VT supported
|
|
IA32_FEATURE_CONTROL already locked
|
|
IA32_FEATURE_CONTROL already locked; VMX status: enabled
|
|
APIC: 03: Programmable ratio limit for turbo mode is disabled
|
|
IA32_FEATURE_CONTROL already locked
|
|
cpu: energy policy set to 6
|
|
APIC: 02: Programmable ratio limit for turbo mode is disabled
|
|
model_x06ax: frequency set to 3300
|
|
cpu: energy policy set to 6
|
|
CPU #2 initialized
|
|
model_x06ax: frequency set to 3300
|
|
CPU #3 initialized
|
|
CPU: vendor Intel device 306a9
|
|
CPU: family 06, model 3a, stepping 09
|
|
CPU: Intel(R) Core(TM) i3-3220 CPU @ 3.30GHz.
|
|
CPU: cpuid(1) 0x306a9
|
|
CPU: AES NOT supported
|
|
CPU: TXT NOT supported
|
|
CPU: VT supported
|
|
IA32_FEATURE_CONTROL already locked; VMX status: enabled
|
|
IA32_FEATURE_CONTROL already locked
|
|
APIC: 01: Programmable ratio limit for turbo mode is disabled
|
|
cpu: energy policy set to 6
|
|
model_x06ax: frequency set to 3300
|
|
CPU #1 initialized
|
|
APs are ready after 4900us
|
|
bsp_do_flight_plan done after 32 msecs.
|
|
SMI_STS:
|
|
PM1_STS:
|
|
PM1_EN: 0
|
|
GPE0_STS: GPIO14 GPIO11 GPIO10 GPIO9 GPIO6 GPIO5 GPIO4 GPIO3 GPIO2
|
|
ALT_GP_SMI_STS: GPI14 GPI13 GPI11 GPI10 GPI9 GPI6 GPI5 GPI4 GPI3 GPI2 GPI1 GPI0
|
|
TCO_STS:
|
|
Locking SMM.
|
|
CPU_CLUSTER: 0 init finished in 51 msecs
|
|
PCI: 00:00:00.0 init
|
|
Disabling PEG12.
|
|
Disabling PEG11.
|
|
Disabling Device 4.
|
|
Disabling PEG60.
|
|
Disabling Device 7.
|
|
Set BIOS_RESET_CPL
|
|
CPU TDP: 55 Watts
|
|
PCI: 00:00:00.0 init finished in 1 msecs
|
|
PCI: 00:00:01.0 init
|
|
PCI: 00:00:01.0 init finished in 0 msecs
|
|
PCI: 00:00:02.0 init
|
|
CBFS: Found 'vbt.bin' @0x3dac0 size 0x569 in mcache @0x7fffeb00
|
|
Found a VBT of 7168 bytes
|
|
GMA: Found VBT in CBFS
|
|
GMA: Found valid VBT in CBFS
|
|
GT Power Management Init
|
|
IVB GT1 Power Meter Weights
|
|
GT Power Management Init (post VBIOS)
|
|
Initializing VGA without OPROM.
|
|
framebuffer_info: bytes_per_line: 7680, bits_per_pixel: 32
|
|
x_res x y_res: 1920 x 1080, size: 8294400 at 0xe0000000
|
|
PCI: 00:00:02.0 init finished in 25 msecs
|
|
PCI: 00:00:16.0 init
|
|
ME: FW Partition Table : OK
|
|
ME: Bringup Loader Failure : NO
|
|
ME: Firmware Init Complete : NO
|
|
ME: Manufacturing Mode : YES
|
|
ME: Boot Options Present : NO
|
|
ME: Update In Progress : NO
|
|
ME: Current Working State : Normal
|
|
ME: Current Operation State : M0 with UMA
|
|
ME: Current Operation Mode : Normal
|
|
ME: Error Code : No Error
|
|
ME: Progress Phase : Host Communication
|
|
ME: Power Management Event : Pseudo-global reset
|
|
ME: Progress Phase State : Host communication established
|
|
ME: BIOS path: Normal
|
|
ME: me_state=0, me_state_prev=0
|
|
ME: Extend SHA-256: 1184469a774dddb5fc671a60339db09bc5441794ea02c5e1731bd1d83cda295e
|
|
ME: response is not complete
|
|
ME: GET FW VERSION message failed
|
|
ME: response is not complete
|
|
ME: GET FWCAPS message failed
|
|
PCI: 00:00:16.0 init finished in 2 msecs
|
|
PCI: 00:00:1a.0 init
|
|
EHCI: Setting up controller.. done.
|
|
PCI: 00:00:1a.0 init finished in 0 msecs
|
|
PCI: 00:00:1b.0 init
|
|
Azalia: base = 0xdf9fc000
|
|
Azalia: codec_mask = 09
|
|
azalia_audio: initializing codec #3...
|
|
azalia_audio: - vendor/device id: 0x80862805
|
|
azalia_audio: - verb size: 16
|
|
azalia_audio: - verb loaded
|
|
azalia_audio: initializing codec #0...
|
|
azalia_audio: - vendor/device id: 0x11060397
|
|
azalia_audio: - verb size: 48
|
|
azalia_audio: - verb loaded
|
|
PCI: 00:00:1b.0 init finished in 5 msecs
|
|
PCI: 00:00:1c.0 init
|
|
Initializing PCH PCIe bridge.
|
|
PCI: 00:00:1c.0 init finished in 0 msecs
|
|
PCI: 00:00:1c.4 init
|
|
Initializing PCH PCIe bridge.
|
|
PCI: 00:00:1c.4 init finished in 0 msecs
|
|
PCI: 00:00:1d.0 init
|
|
EHCI: Setting up controller.. done.
|
|
PCI: 00:00:1d.0 init finished in 0 msecs
|
|
PCI: 00:00:1f.0 init
|
|
pch: lpc_init
|
|
PCH: detected H61, device id: 0x1c5c, rev id 0x5
|
|
IOAPIC: Initializing IOAPIC at fec00000
|
|
IOAPIC: ID = 0x00
|
|
IOAPIC: Dumping registers
|
|
reg 0x0000: 0x00000000
|
|
reg 0x0001: 0x00170020
|
|
reg 0x0002: 0x00170020
|
|
IOAPIC: 24 interrupts
|
|
IOAPIC: Clearing IOAPIC at fec00000
|
|
IOAPIC: vector 0x00 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x01 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x02 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x03 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x04 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x05 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x06 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x07 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x08 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x09 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0a value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0b value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0c value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0d value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0e value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x0f value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x10 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x11 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x12 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x13 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x14 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x15 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x16 value 0x00000000 0x00010000
|
|
IOAPIC: vector 0x17 value 0x00000000 0x00010000
|
|
IOAPIC: Bootstrap Processor Local APIC = 0x00
|
|
IOAPIC: vector 0x00 value 0x00000000 0x00000700
|
|
Set power off after power failure.
|
|
NMI sources disabled.
|
|
CougarPoint PM init
|
|
RTC: failed = 0x0
|
|
RTC Init
|
|
apm_control: Disabling ACPI.
|
|
AC dbne$0" !0!
|
|
a(!0 @@2 0 ( 20` i Ht $ 1 (" A 2 P 0 2 1d 2 ina CA @ Al( (!,(*
|
|
|