Project

General

Profile

Bug #256 » coreboot-4.11-powerup.log

Stefan Ott, 03/19/2020 05:59 PM

 

coreboot-4.11 Tue Nov 19 14:58:22 UTC 2019 bootblock starting (log level: 6)...
FMAP: Found "FLASH" version 1.1 at 0x710000.
FMAP: base = 0xff800000 size = 0x800000 #areas = 4
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
CBFS: Locating 'fallback/romstage'
CBFS: Found @ offset 80 size 108bc
Accumulated console time in bootblock 1 ms


coreboot-4.11 Tue Nov 19 14:58:22 UTC 2019 romstage starting (log level: 6)...
Setting up static southbridge registers... done.
Disabling Watchdog reboot... done.
Setting up static northbridge registers... done.
Setting up Chipset Initialization Registers (CIR)
SMBus controller enabled.
Intel ME early init
Intel ME firmware is ready
ME: Requested 32MB UMA
FMAP: area RW_MRC_CACHE found @ 700000 (65536 bytes)
CBMEM:
IMD: root @ bf7ff000 254 entries.
IMD: root @ bf7fec00 62 entries.
External stage cache:
IMD: root @ bffff000 254 entries.
IMD: root @ bfffec00 62 entries.
SMM Memory Map
SMRAM : 0xbf800000 0x800000
Subregion 0: 0xbf800000 0x700000
Subregion 1: 0xbff00000 0x100000
Subregion 2: 0xc0000000 0x0
MTRR Range: Start=bf000000 End=bf800000 (Size 800000)
MTRR Range: Start=bf800000 End=c0000000 (Size 800000)
MTRR Range: Start=ff800000 End=0 (Size 800000)
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
CBFS: Locating 'fallback/postcar'
CBFS: Found @ offset 35b80 size 4648
Decompressing stage fallback/postcar @ 0xbf7d2fc0 (34416 bytes)
Loading module at bf7d3000 with entry bf7d3000. filesize: 0x4350 memsize: 0x8630
Processing 167 relocs. Offset value of 0xbd7d3000
Accumulated console time in romstage 2 ms


coreboot-4.11 Tue Nov 19 14:58:22 UTC 2019 postcar starting (log level: 6)...
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
CBFS: Locating 'fallback/ramstage'
CBFS: Found @ offset 13e40 size 19b95
Decompressing stage fallback/ramstage @ 0xbf78afc0 (287768 bytes)
Loading module at bf78b000 with entry bf78b000. filesize: 0x351f8 memsize: 0x463d8
Processing 3689 relocs. Offset value of 0xbe98b000
Accumulated console time in postcar 1 ms


coreboot-4.11 Tue Nov 19 14:58:22 UTC 2019 ramstage starting (log level: 6)...
Normal boot.
BS: BS_PRE_DEVICE times (ms): entry 0 run 0 exit 0
Disabling PEG10.
BS: BS_DEV_INIT_CHIPS times (ms): entry 0 run 0 exit 0
Enumerating buses...
dock is connected
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
PCI: pci_scan_bus for bus 00
PCI: 00:00.0 [8086/0044] enabled
PCI: 00:02.0 [8086/0046] enabled
PCI: 00:16.0 [8086/3b64] enabled
PCI: 00:16.1: Disabling device
PCI: 00:16.2: Disabling device
PCI: 00:16.3: Disabling device
PCI: 00:19.0 [8086/10ea] enabled
PCI: 00:1a.0 [8086/3b3c] enabled
PCI: 00:1b.0 [8086/3b56] enabled
PCI: 00:1c.0 subordinate bus PCI Express
PCI: 00:1c.0 [8086/3b42] enabled
PCI: 00:1c.1 subordinate bus PCI Express
PCI: 00:1c.1 [8086/3b44] enabled
PCI: 00:1c.2: Disabling device
PCI: 00:1c.2 [8086/3b46] disabled No operations
PCI: 00:1c.3 subordinate bus PCI Express
PCI: 00:1c.3 [8086/3b48] enabled
PCI: 00:1c.4 subordinate bus PCI Express
PCI: 00:1c.4 [8086/3b4a] enabled
PCI: 00:1c.5: Disabling device
PCI: 00:1c.5 [8086/3b4c] disabled No operations
PCI: 00:1c.6: Disabling device
PCI: 00:1c.6 [8086/3b4e] disabled No operations
PCI: 00:1c.7: Disabling device
PCI: 00:1c.7 [8086/3b50] disabled No operations
PCI: 00:1d.0 [8086/3b34] enabled
PCI: 00:1e.0 [8086/2448] enabled
PCI: 00:1f.0 [8086/3b07] enabled
PCI: 00:1f.2 [8086/3b2e] enabled
PCI: 00:1f.3 [8086/3b30] enabled
PCI: 00:1f.4: Disabling device
PCI: 00:1f.5: Disabling device
PCI: 00:1f.5 [8086/3b2d] disabled No operations
PCI: 00:1f.6 [8086/3b32] enabled
PCI: Leftover static devices:
PCI: 00:01.0
PCI: 00:16.1
PCI: 00:16.2
PCI: 00:16.3
PCI: 00:1f.4
PCI: Check your devicetree.cb.
PCI: pci_scan_bus for bus 01
scan_bus: scanning of bus PCI: 00:1c.0 took 39 usecs
PCI: pci_scan_bus for bus 02
scan_bus: scanning of bus PCI: 00:1c.1 took 39 usecs
PCI: pci_scan_bus for bus 03
scan_bus: scanning of bus PCI: 00:1c.3 took 39 usecs
PCI: pci_scan_bus for bus 04
PCI: 04:00.0 [168c/002a] enabled
Enabling Common Clock Configuration
ASPM: Enabled L1
Failed to enable LTR for dev = PCI: 04:00.0
scan_bus: scanning of bus PCI: 00:1c.4 took 594 usecs
PCI: pci_scan_bus for bus 05
scan_bus: scanning of bus PCI: 00:1e.0 took 50 usecs
PNP: 164e.3 enabled
PNP: 164e.2 disabled
PNP: 164e.7 disabled
PNP: 164e.19 disabled
PNP: 0c31.0 enabled
PMH7: ID 04 Revision 01
PNP: 00ff.1 enabled
EC Firmware ID 6QHT34WW-3.18, Version 5.01B
H8: BDC not installed
H8: WWAN detection not implemented. Assuming WWAN installed
PNP: 00ff.2 enabled
scan_bus: scanning of bus PCI: 00:1f.0 took 7331 usecs
bus: PCI: 00:1f.3[0]->I2C: 01:54 enabled
bus: PCI: 00:1f.3[0]->I2C: 01:55 enabled
bus: PCI: 00:1f.3[0]->I2C: 01:56 enabled
bus: PCI: 00:1f.3[0]->I2C: 01:57 enabled
bus: PCI: 00:1f.3[0]->I2C: 01:5c enabled
bus: PCI: 00:1f.3[0]->I2C: 01:5d enabled
bus: PCI: 00:1f.3[0]->I2C: 01:5e enabled
bus: PCI: 00:1f.3[0]->I2C: 01:5f enabled
scan_bus: scanning of bus PCI: 00:1f.3 took 9 usecs
scan_bus: scanning of bus DOMAIN: 0000 took 8887 usecs
scan_bus: scanning of bus Root Device took 8889 usecs
done
FMAP: area RW_MRC_CACHE found @ 700000 (65536 bytes)
MRC: Checking cached data update for 'RW_MRC_CACHE'.
Manufacturer: c2
SF: Detected MX25L6405D with sector size 0x1000, total 0x800000
BS: BS_DEV_ENUMERATE times (ms): entry 0 run 8 exit 1
found VGA at PCI: 00:02.0
Setting up VGA for PCI: 00:02.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Adding PCIe enhanced config space BAR 0xe0000000-0xf0000000.
ram_before_4g_top: 0xbf800000
TOUUD: 0x2380
PNP: 00ff.1 missing read_resources
PNP: 00ff.2 missing read_resources
Done reading resources.
skipping PNP: 164e.3@29 fixed resource, size=0!
skipping PNP: 164e.3@f0 fixed resource, size=0!
skipping PNP: 00ff.2@60 fixed resource, size=0!
skipping PNP: 00ff.2@62 fixed resource, size=0!
skipping PNP: 00ff.2@64 fixed resource, size=0!
skipping PNP: 00ff.2@66 fixed resource, size=0!
Setting resources...
PCI: 00:02.0 10 <- [0x00cf800000 - 0x00cfbfffff] size 0x00400000 gran 0x16 mem64
PCI: 00:02.0 20 <- [0x0000001840 - 0x0000001847] size 0x00000008 gran 0x03 io
PCI: 00:16.0 10 <- [0x00cfd2a000 - 0x00cfd2a00f] size 0x00000010 gran 0x04 mem64
PCI: 00:19.0 10 <- [0x00cfd00000 - 0x00cfd1ffff] size 0x00020000 gran 0x11 mem
PCI: 00:19.0 14 <- [0x00cfd24000 - 0x00cfd24fff] size 0x00001000 gran 0x0c mem
PCI: 00:19.0 18 <- [0x0000001800 - 0x000000181f] size 0x00000020 gran 0x05 io
PCI: 00:1a.0 10 <- [0x00cfd27000 - 0x00cfd273ff] size 0x00000400 gran 0x0a mem
PCI: 00:1b.0 10 <- [0x00cfd20000 - 0x00cfd23fff] size 0x00004000 gran 0x0e mem64
PCI: 00:1c.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:1c.0 24 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 01 prefmem
PCI: 00:1c.0 20 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 01 mem
PCI: 00:1c.1 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 02 io
PCI: 00:1c.1 24 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 02 prefmem
PCI: 00:1c.1 20 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 02 mem
PCI: 00:1c.3 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 03 io
PCI: 00:1c.3 24 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 03 prefmem
PCI: 00:1c.3 20 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 03 mem
PCI: 00:1c.4 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 04 io
PCI: 00:1c.4 24 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 04 prefmem
PCI: 00:1c.4 20 <- [0x00cfc00000 - 0x00cfcfffff] size 0x00100000 gran 0x14 bus 04 mem
PCI: 04:00.0 10 <- [0x00cfc00000 - 0x00cfc0ffff] size 0x00010000 gran 0x10 mem64
PCI: 00:1d.0 10 <- [0x00cfd28000 - 0x00cfd283ff] size 0x00000400 gran 0x0a mem
PCI: 00:1e.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 05 io
PCI: 00:1e.0 24 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 05 prefmem
PCI: 00:1e.0 20 <- [0x00cfffffff - 0x00cffffffe] size 0x00000000 gran 0x14 bus 05 mem
PNP: 164e.3 60 <- [0x0000000200 - 0x0000000207] size 0x00000008 gran 0x03 io
PNP: 164e.3 29 <- [0x00000000b0 - 0x00000000af] size 0x00000000 gran 0x00 irq
PNP: 164e.3 70 <- [0x0000000005 - 0x0000000005] size 0x00000001 gran 0x00 irq
PNP: 164e.3 f0 <- [0x0000000082 - 0x0000000081] size 0x00000000 gran 0x00 irq
PNP: 00ff.1 missing set_resources
PNP: 00ff.2 missing set_resources
PCI: 00:1f.2 10 <- [0x0000001848 - 0x000000184f] size 0x00000008 gran 0x03 io
PCI: 00:1f.2 14 <- [0x0000001858 - 0x000000185b] size 0x00000004 gran 0x02 io
PCI: 00:1f.2 18 <- [0x0000001850 - 0x0000001857] size 0x00000008 gran 0x03 io
PCI: 00:1f.2 1c <- [0x000000185c - 0x000000185f] size 0x00000004 gran 0x02 io
PCI: 00:1f.2 20 <- [0x0000001820 - 0x000000183f] size 0x00000020 gran 0x05 io
PCI: 00:1f.2 24 <- [0x00cfd26000 - 0x00cfd267ff] size 0x00000800 gran 0x0b mem
PCI: 00:1f.3 10 <- [0x00cfd29000 - 0x00cfd290ff] size 0x00000100 gran 0x08 mem64
PCI: 00:1f.6 10 <- [0x00cfd25000 - 0x00cfd25fff] size 0x00001000 gran 0x0c mem64
Done setting resources.
Done allocating resources.
BS: BS_DEV_RESOURCES times (ms): entry 0 run 1 exit 0
Enabling resources...
PCI: 00:00.0 subsystem <- 17aa/2193
PCI: 00:00.0 cmd <- 06
PCI: 00:02.0 subsystem <- 17aa/215a
PCI: 00:02.0 cmd <- 03
PCI: 00:16.0 subsystem <- 8086/3b64
PCI: 00:16.0 cmd <- 02
PCI: 00:19.0 subsystem <- 17aa/2153
PCI: 00:19.0 cmd <- 103
PCI: 00:1a.0 subsystem <- 17aa/2163
PCI: 00:1a.0 cmd <- 102
PCI: 00:1b.0 subsystem <- 17aa/215e
PCI: 00:1b.0 cmd <- 102
PCI: 00:1c.0 bridge ctrl <- 0013
PCI: 00:1c.0 cmd <- 100
PCI: 00:1c.1 bridge ctrl <- 0013
PCI: 00:1c.1 cmd <- 100
PCI: 00:1c.3 bridge ctrl <- 0013
PCI: 00:1c.3 cmd <- 100
PCI: 00:1c.4 bridge ctrl <- 0013
PCI: 00:1c.4 cmd <- 106
PCI: 00:1d.0 subsystem <- 17aa/2163
PCI: 00:1d.0 cmd <- 102
PCI: 00:1e.0 bridge ctrl <- 0013
PCI: 00:1e.0 subsystem <- 8086/2448
PCI: 00:1e.0 cmd <- 100
PCI: 00:1f.0 subsystem <- 17aa/2166
PCI: 00:1f.0 cmd <- 107
PCI: 00:1f.2 subsystem <- 17aa/2168
PCI: 00:1f.2 cmd <- 03
PCI: 00:1f.3 subsystem <- 17aa/2167
PCI: 00:1f.3 cmd <- 103
PCI: 00:1f.6 subsystem <- 8086/3b32
PCI: 00:1f.6 cmd <- 02
PCI: 04:00.0 cmd <- 02
done.
BS: BS_DEV_ENABLE times (ms): entry 0 run 0 exit 0
Found TPM ST33ZP24 by ST Microelectronics
TPM: Startup
TPM: command 0x99 returned 0x0
TPM: Asserting physical presence
TPM: command 0x4000000a returned 0x0
TPM: command 0x65 returned 0x0
TPM: flags disable=0, deactivated=1, nvlocked=1
TPM: setup succeeded
Initializing devices...
Root Device init ...
Root Device init finished in 0 usecs
CPU_CLUSTER: 0 init ...
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x00000000bf800000 size 0xbf740000 type 6
0x00000000bf800000 - 0x00000000d0000000 size 0x10800000 type 0
0x00000000d0000000 - 0x00000000e0000000 size 0x10000000 type 1
0x00000000e0000000 - 0x0000000100000000 size 0x20000000 type 0
0x0000000100000000 - 0x0000000238000000 size 0x138000000 type 6
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
CPU physical address size: 36 bits
MTRR: default type WB/UC MTRR counts: 4/6.
MTRR: WB selected as default type.
MTRR: 0 base 0x00000000bf800000 mask 0x0000000fff800000 type 0
MTRR: 1 base 0x00000000c0000000 mask 0x0000000ff0000000 type 0
MTRR: 2 base 0x00000000d0000000 mask 0x0000000ff0000000 type 1
MTRR: 3 base 0x00000000e0000000 mask 0x0000000fe0000000 type 0

MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled

CPU has 2 cores, 4 threads enabled.
Setting up SMI for CPU
Will perform SMM setup.
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
CBFS: Locating 'cpu_microcode_blob.bin'
CBFS: Found @ offset 109c0 size 3400
microcode: sig=0x20652 pf=0x10 revision=0x11
CPU: Intel(R) Core(TM) i5 CPU M 540 @ 2.53GHz.
Loading module at 00030000 with entry 00030000. filesize: 0x170 memsize: 0x170
Processing 16 relocs. Offset value of 0x00030000
Attempting to start 3 APs
Waiting for 10ms after sending INIT.
Waiting for 1st SIPI to complete...done.
Waiting for 2nd SIPI to complete...AP: slot 1 apic_id 1.
done.
AP: slot 2 apic_id 5.
AP: slot 3 apic_id 4.
Loading module at 00038000 with entry 00038000. filesize: 0x1a8 memsize: 0x1a8
Processing 13 relocs. Offset value of 0x00038000
SMM Module: stub loaded at 00038000. Will call bf7a8721(00000000)
Installing SMM handler to 0xbf800000
Loading module at bf810000 with entry bf81029a. filesize: 0x15d0 memsize: 0x55f8
Processing 67 relocs. Offset value of 0xbf810000
Loading module at bf808000 with entry bf808000. filesize: 0x1a8 memsize: 0x1a8
Processing 13 relocs. Offset value of 0xbf808000
SMM Module: placing jmp sequence at bf807c00 rel16 0x03fd
SMM Module: placing jmp sequence at bf807800 rel16 0x07fd
SMM Module: placing jmp sequence at bf807400 rel16 0x0bfd
SMM Module: stub loaded at bf808000. Will call bf81029a(00000000)
Initializing Southbridge SMI...

New SMBASE 0xbf800000
In relocation handler: cpu 0
New SMBASE=0xbf800000
Writing SMRR. base = 0xbf800006, mask=0xff800800
Relocation complete.
New SMBASE 0xbf7ffc00
microcode: Update skipped, already up-to-date
In relocation handler: cpu 1
New SMBASE=0xbf7ffc00
Writing SMRR. base = 0xbf800006, mask=0xff800800
Relocation complete.
New SMBASE 0xbf7ff800
In relocation handler: cpu 2
New SMBASE=0xbf7ff800
microcode: Update skipped, already up-to-date
Writing SMRR. base = 0xbf800006, mask=0xff800800
Relocation complete.
New SMBASE 0xbf7ff400
microcode: Update skipped, already up-to-date
In relocation handler: cpu 3
New SMBASE=0xbf7ff400
Writing SMRR. base = 0xbf800006, mask=0xff800800
Relocation complete.
microcode: Update skipped, already up-to-date
Initializing CPU #0
CPU: vendor Intel device 20652
CPU: family 06, model 25, stepping 02
Enabling cache
CPU: Intel(R) Core(TM) i5 CPU M 540 @ 2.53GHz.
CPU:lapic=0, boot_cpu=1
Setting up local APIC...
apic_id: 0x00 done.
VMX status: enabled
IA32_FEATURE_CONTROL status: locked
model_x06ax: frequency set to 2527
Turbo is available and visible
CPU #0 initialized
Initializing CPU #1
Initializing CPU #3
CPU: vendor Intel device 20652
CPU: family 06, model 25, stepping 02
CPU: vendor Intel device 20652
CPU: family 06, model 25, stepping 02
Enabling cache
Initializing CPU #2
CPU: Intel(R) Core(TM) i5 CPU M 540 @ 2.53GHz.
Enabling cache
CPU:lapic=1, boot_cpu=0
CPU: vendor Intel device 20652
CPU: family 06, model 25, stepping 02
Setting up local APIC...
Enabling cache
apic_id: 0x01 done.
CPU: Intel(R) Core(TM) i5 CPU M 540 @ 2.53GHz.
VMX status: enabled
CPU:lapic=5, boot_cpu=0
IA32_FEATURE_CONTROL status: locked
CPU: Intel(R) Core(TM) i5 CPU M 540 @ 2.53GHz.
model_x06ax: frequency set to 2527
CPU #1 initialized
Setting up local APIC...
CPU:lapic=4, boot_cpu=0
apic_id: 0x05 done.
Setting up local APIC...
VMX status: enabled
apic_id: 0x04 done.
IA32_FEATURE_CONTROL status: locked
VMX status: enabled
IA32_FEATURE_CONTROL status: locked
model_x06ax: frequency set to 2527
CPU #2 initialized
model_x06ax: frequency set to 2527
CPU #3 initialized
bsp_do_flight_plan done after 9 msecs.
Initializing southbridge SMI...
SMI_STS:
GPE0_STS: GPIO14 GPIO11 GPIO9 GPIO2 GPIO0
ALT_GP_SMI_STS: GPI14 GPI11 GPI9 GPI7 GPI6 GPI2 GPI1 GPI0
TCO_STS:
Locking SMM.
CPU_CLUSTER: 0 init finished in 21217 usecs
PCI: 00:00.0 init ...
PCI: 00:00.0 init finished in 2 usecs
PCI: 00:02.0 init ...
GT Power Management Init (post VBIOS)
PCI: 00:02.0 init finished in 223066 usecs
PCI: 00:16.0 init ...
ME: BIOS path: Normal
ME: Extend Register not valid
PCI: 00:16.0 init finished in 192 usecs
PCI: 00:19.0 init ...
PCI: 00:19.0 init finished in 0 usecs
PCI: 00:1a.0 init ...
EHCI: Setting up controller.. done.
PCI: 00:1a.0 init finished in 14 usecs
PCI: 00:1b.0 init ...
Azalia: base = cfd20000
Azalia: V1CTL disabled.
Azalia: codec_mask = 09
Azalia: Initializing codec #3
Azalia: codec viddid: 80862804
Azalia: verb_size: 16
Azalia: verb loaded.
Azalia: Initializing codec #0
Azalia: codec viddid: 14f15069
Azalia: verb_size: 44
Azalia: verb loaded.
PCI: 00:1b.0 init finished in 4632 usecs
PCI: 00:1d.0 init ...
EHCI: Setting up controller.. done.
PCI: 00:1d.0 init finished in 14 usecs
PCI: 00:1e.0 init ...
PCI init.
PCI: 00:1e.0 init finished in 10 usecs
PCI: 00:1f.0 init ...
pch: lpc_init
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: ID = 0x01
Set power off after power failure.
NMI sources disabled.
Mobile 5 PM init
rtc_failed = 0x0
RTC Init
Disabling ACPI via APMC:
done.
PCI: 00:1f.0 init finished in 537 usecs
PCI: 00:1f.2 init ...
SATA: Initializing...
SATA: Controller in AHCI mode.
ABAR: cfd26000
PCI: 00:1f.2 init finished in 53 usecs
PCI: 00:1f.3 init ...
PCI: 00:1f.3 init finished in 6 usecs
PCI: 00:1f.6 init ...
Thermal init start.
Thermal init done.
PCI: 00:1f.6 init finished in 2 usecs
PCI: 04:00.0 init ...
PCI: 04:00.0 init finished in 0 usecs
PNP: 164e.3 init ...
PNP: 164e.3 init finished in 1 usecs
PNP: 00ff.2 init ...
PNP: 00ff.2 init finished in 1 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:54 init ...
I2C: 01:54 init finished in 1 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:55 init ...
I2C: 01:55 init finished in 1 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:56 init ...
I2C: 01:56 init finished in 1 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:57 init ...
I2C: 01:57 init finished in 1 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:5c init ...
Locking EEPROM RFID
init EEPROM done
I2C: 01:5c init finished in 27007 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:5d init ...
I2C: 01:5d init finished in 1 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:5e init ...
I2C: 01:5e init finished in 1 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:5f init ...
I2C: 01:5f init finished in 1 usecs
Devices initialized
BS: BS_DEV_INIT times (ms): entry 16 run 271 exit 0
Finalize devices...
PCI: 00:1f.0 final
Devices finalized
BS: BS_POST_DEVICE times (ms): entry 0 run 0 exit 0
BS: BS_OS_RESUME_CHECK times (ms): entry 0 run 0 exit 0
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
CBFS: Locating 'fallback/dsdt.aml'
CBFS: Found @ offset 3a200 size 3b5f
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
CBFS: Locating 'fallback/slic'
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at bf74e000.
ACPI: * FACS
ACPI: * DSDT
ACPI: * FADT
ACPI: added table 1/32, length now 40
ACPI: * SSDT
Super I/O probe failed, skipping wacom
Found 1 CPU(s) with 4 core(s) each.
PSS: 2534MHz power 25000 control 0x17 status 0x17
PSS: 2533MHz power 25000 control 0x13 status 0x13
PSS: 2400MHz power 23390 control 0x12 status 0x12
PSS: 2266MHz power 21835 control 0x11 status 0x11
PSS: 2133MHz power 20334 control 0x10 status 0x10
PSS: 2000MHz power 18817 control 0xf status 0xf
PSS: 1866MHz power 17351 control 0xe status 0xe
PSS: 1733MHz power 15937 control 0xd status 0xd
PSS: 1600MHz power 14528 control 0xc status 0xc
PSS: 1466MHz power 13163 control 0xb status 0xb
PSS: 1333MHz power 11835 control 0xa status 0xa
PSS: 1200MHz power 10512 control 0x9 status 0x9
PSS: 2534MHz power 25000 control 0x17 status 0x17
PSS: 2533MHz power 25000 control 0x13 status 0x13
PSS: 2400MHz power 23390 control 0x12 status 0x12
PSS: 2266MHz power 21835 control 0x11 status 0x11
PSS: 2133MHz power 20334 control 0x10 status 0x10
PSS: 2000MHz power 18817 control 0xf status 0xf
PSS: 1866MHz power 17351 control 0xe status 0xe
PSS: 1733MHz power 15937 control 0xd status 0xd
PSS: 1600MHz power 14528 control 0xc status 0xc
PSS: 1466MHz power 13163 control 0xb status 0xb
PSS: 1333MHz power 11835 control 0xa status 0xa
PSS: 1200MHz power 10512 control 0x9 status 0x9
PSS: 2534MHz power 25000 control 0x17 status 0x17
PSS: 2533MHz power 25000 control 0x13 status 0x13
PSS: 2400MHz power 23390 control 0x12 status 0x12
PSS: 2266MHz power 21835 control 0x11 status 0x11
PSS: 2133MHz power 20334 control 0x10 status 0x10
PSS: 2000MHz power 18817 control 0xf status 0xf
PSS: 1866MHz power 17351 control 0xe status 0xe
PSS: 1733MHz power 15937 control 0xd status 0xd
PSS: 1600MHz power 14528 control 0xc status 0xc
PSS: 1466MHz power 13163 control 0xb status 0xb
PSS: 1333MHz power 11835 control 0xa status 0xa
PSS: 1200MHz power 10512 control 0x9 status 0x9
PSS: 2534MHz power 25000 control 0x17 status 0x17
PSS: 2533MHz power 25000 control 0x13 status 0x13
PSS: 2400MHz power 23390 control 0x12 status 0x12
PSS: 2266MHz power 21835 control 0x11 status 0x11
PSS: 2133MHz power 20334 control 0x10 status 0x10
PSS: 2000MHz power 18817 control 0xf status 0xf
PSS: 1866MHz power 17351 control 0xe status 0xe
PSS: 1733MHz power 15937 control 0xd status 0xd
PSS: 1600MHz power 14528 control 0xc status 0xc
PSS: 1466MHz power 13163 control 0xb status 0xb
PSS: 1333MHz power 11835 control 0xa status 0xa
PSS: 1200MHz power 10512 control 0x9 status 0x9
Generating ACPI PIRQ entries
\_SB.PCI0.LPCB.TPM: LPC TPM PNP: 0c31.0
ACPI: * H8
H8: BDC not installed
H8: WWAN detection not implemented. Assuming WWAN installed
ACPI: added table 2/32, length now 44
ACPI: * MCFG
ACPI: added table 3/32, length now 48
ACPI: * TCPA
TCPA log created at bf73d000
ACPI: added table 4/32, length now 52
ACPI: * MADT
ACPI: added table 5/32, length now 56
current = bf753580
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
CBFS: Locating 'vbt.bin'
CBFS: Found @ offset 34e40 size 632
Found a VBT of 4309 bytes after decompression
GMA: Found VBT in CBFS
GMA: Found valid VBT in CBFS
ACPI: * HPET
ACPI: added table 6/32, length now 60
ACPI: done.
ACPI tables: 30144 bytes.
smbios_write_tables: bf73c000
SMBIOS tables: 671 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum 2067
Writing coreboot table at 0xbf772000
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000a0000-00000000000fffff: RESERVED
3. 0000000000100000-00000000bf73bfff: RAM
4. 00000000bf73c000-00000000bf78afff: CONFIGURATION TABLES
5. 00000000bf78b000-00000000bf7d1fff: RAMSTAGE
6. 00000000bf7d2000-00000000bf7fffff: CONFIGURATION TABLES
7. 00000000bf800000-00000000bfffffff: RESERVED
8. 00000000c1c00000-00000000c3ffffff: RESERVED
9. 00000000d0000000-00000000efffffff: RESERVED
10. 00000000fed00000-00000000fedfffff: RESERVED
11. 0000000100000000-00000001fbffffff: RAM
12. 00000001fc000000-00000001ffffffff: RESERVED
13. 0000000200000000-0000000237ffffff: RAM
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
Wrote coreboot table at: bf772000, 0x368 bytes, checksum 1e7
coreboot table: 896 bytes.
IMD ROOT 0. bf7ff000 00001000
IMD SMALL 1. bf7fe000 00001000
CONSOLE 2. bf7de000 00020000
MRC DATA 3. bf7dd000 000005c8
ROMSTG STCK 4. bf7dc000 00001000
AFTER CAR 5. bf7d2000 0000a000
RAMSTAGE 6. bf78a000 00048000
SMM BACKUP 7. bf77a000 00010000
COREBOOT 8. bf772000 00008000
ACPI 9. bf74e000 00024000
ACPI GNVS 10. bf74d000 00001000
TCPA TCGLOG11. bf73d000 00010000
SMBIOS 12. bf73c000 00000800
IMD small region:
IMD ROOT 0. bf7fec00 00000400
FMAP 1. bf7feb20 000000e0
ROMSTAGE 2. bf7feb00 00000004
BS: BS_WRITE_TABLES times (ms): entry 0 run 31 exit 0
FMAP: area COREBOOT found @ 710200 (982528 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [710200:800000)
CBFS: Locating 'fallback/payload'
CBFS: Found @ offset 3ddc0 size 10a0a
Checking segment from ROM address 0xfff4dff8
Payload being loaded at below 1MiB without region being marked as RAM usable.
Checking segment from ROM address 0xfff4e014
Loading segment from ROM address 0xfff4dff8
code (compression=1)
New segment dstaddr 0x000e06c0 memsize 0x1f940 srcaddr 0xfff4e030 filesize 0x109d2
Loading Segment: addr: 0x000e06c0 memsz: 0x000000000001f940 filesz: 0x00000000000109d2
using LZMA
Loading segment from ROM address 0xfff4e014
Entry Point 0x000fd258
BS: BS_PAYLOAD_LOAD times (ms): entry 0 run 25 exit 0
ICH-NM10-PCH: watchdog disabled
Jumping to boot code at 000fd258(bf772000)
SeaBIOS (version rel-1.12.1-0-ga5cab58-dirty-20191231_185131-nobby)
BUILD: gcc: (coreboot toolchain v7385b656c2 2019-10-27) 8.3.0 binutils: (GNU Binutils) 2.32
Found coreboot cbmem console @ bf7de000
Found mainboard LENOVO ThinkPad X201
Relocating init from 0x000e1d20 to 0xbf6ef560 (size 51712)
Found CBFS header at 0xfff10238
multiboot: eax=bf7bf8e0, ebx=bf7bf884
Found 17 PCI devices (max PCI bus is 05)
Copying SMBIOS entry point from 0xbf73c000 to 0x000f6280
Copying ACPI RSDP from 0xbf74e000 to 0x000f6250
Using pmtimer, ioport 0x508
Scan for VGA option rom
Running option rom at c000:0003
pmm call arg1=0
Turning on vga text mode console
SeaBIOS (version rel-1.12.1-0-ga5cab58-dirty-20191231_185131-nobby)
Machine UUID 47e92900-9bf3-11e2-88a3-862bc1bd2a6d
EHCI init on dev 00:1a.0 (regs=0xcfd27020)
EHCI init on dev 00:1d.0 (regs=0xcfd28020)
AHCI controller at 00:1f.2, iobase 0xcfd26000, irq 11
Found 0 lpt ports
Found 0 serial ports
Searching bootorder for: /pci@i0cf8/*@1f,2/drive@1/disk@0
AHCI/1: registering: "DVD/CD [AHCI/1: HL-DT-ST DVDRAM GU40N ATAPI-7 DVD/CD]"
Searching bootorder for: /pci@i0cf8/usb@1d/hub@1/storage@1/*@0/*@0,0
Searching bootorder for: /pci@i0cf8/usb@1d/hub@1/usb-*@1
USB MSC vendor='Generic-' product='Multi-Card' rev='1.00' type=0 removable=1
Initialized USB HUB (0 ports used)
Searching bootorder for: /pci@i0cf8/*@1f,2/drive@0/disk@0
AHCI/0: Set transfer mode to UDMA-6
AHCI/0: registering: "AHCI/0: Samsung SSD 840 EVO 250GB ATA-9 Hard-Disk (232 GiBytes)"
WARNING - Timeout at ps2_recvbyte:182!
Discarding ps2 data aa (status=11)
WARNING - Timeout at ps2_recvbyte:182!
PS2 keyboard initialized
Device reports MEDIUM NOT PRESENT
scsi_is_ready returned -1
Unable to configure USB MSC drive.
Unable to configure USB MSC device.
Initialized USB HUB (0 ports used)
All threads complete.
Scan for option roms

Press ESC for boot menu.

Searching bootorder for: HALT
drive 0x000f6160: PCHS=16383/16/63 translation=lba LCHS=1024/255/63 s=488397168
Space available for UMB: c7000-ed000, f5aa0-f6160
Returned 253952 bytes of ZoneHigh
e820 map has 11 items:
0: 0000000000000000 - 000000000009fc00 = 1 RAM
1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
3: 0000000000100000 - 00000000bf73a000 = 1 RAM
4: 00000000bf73a000 - 00000000c0000000 = 2 RESERVED
5: 00000000c1c00000 - 00000000c4000000 = 2 RESERVED
6: 00000000d0000000 - 00000000f0000000 = 2 RESERVED
7: 00000000fed00000 - 00000000fee00000 = 2 RESERVED
8: 0000000100000000 - 00000001fc000000 = 1 RAM
9: 00000001fc000000 - 0000000200000000 = 2 RESERVED
10: 0000000200000000 - 0000000238000000 = 1 RAM
enter handle_19:
NULL
Booting from DVD/CD...
Device reports MEDIUM NOT PRESENT
scsi_is_ready returned -1
Boot failed: Could not read from CDROM (code 0003)
enter handle_18:
NULL
Booting from Hard Disk...
Booting from 0000:7c00

(4-4/7)