Project

General

Profile

Bug #6 » ehci.log

log from EHCI debug port - Iru Cai, 11/20/2015 04:06 AM

 
1
USB
2

    
3

    
4
coreboot-4.2-267-g9f1fbb9-dirty Wed Nov 18 14:08:51 UTC 2015 romstage starting...
5
Setting up static southbridge registers... done.
6
Disabling Watchdog reboot... done.
7
Setting up static northbridge registers... done.
8
Initializing Graphics...
9
CBFS @ 700000 size ff440
10
CBFS: Locating 'cmos_layout.bin'
11
CBFS: Found @ offset 59c0 size 7cc
12
Back from sandybridge_early_initialization()
13
SMBus controller enabled.
14
CPU id(306a9): Intel(R) Core(TM) i7-3720QM CPU @ 2.60GHz
15
AES supported, TXT supported, VT supported
16
PCH type: QM67, device id: 1c4f, rev id 5
17
Intel ME early init
18
Intel ME firmware is ready
19
ME: Requested 32MB UMA
20
Starting native Platform init
21
  Row    addr bits  : 16
22
  Column addr bits  : 10
23
  Number of ranks   : 2
24
  DIMM Capacity     : 8192 MB
25
  CAS latencies     : 5 6 7 8 9 10 11
26
  tCKmin            :   1.250 ns
27
  tAAmin            :  13.125 ns
28
  tWRmin            :  15.000 ns
29
  tRCDmin           :  13.125 ns
30
  tRRDmin           :   6.000 ns
31
  tRPmin            :  13.125 ns
32
  tRASmin           :  35.000 ns
33
  tRCmin            :  48.125 ns
34
  tRFCmin           : 260.000 ns
35
  tWTRmin           :   7.500 ns
36
  tRTPmin           :   7.500 ns
37
  tFAWmin           :  30.000 ns
38
rankmap[0] = 0x3
39
 PLL busy...done
40
MCU frequency is set at : 800 MHz
41
Selected DRAM frequency: 800 MHz
42
Minimum  CAS latency   : 11T
43
Selected CAS latency   : 11T
44
Selected CWL latency   : 8T
45
Selected tRCD          : 11T
46
Selected tRP           : 11T
47
Selected tRAS          : 28T
48
Selected tWR           : 12T
49
Selected tFAW          : 24T
50
Selected tRRD          : 5T
51
Selected tRTP          : 6T
52
Selected tWTR          : 6T
53
Selected tRFC          : 208T
54
[c14] = 3000000
55
[320c] = 4024000
56
[d14] = 0
57
[330c] = 4000
58
[4000] = 1c8bbb
59
[4004] = cc186465
60
[400c] = a08b4
61
[4298] = 6cd01860
62
[42a4] = 41f88200
63
[4400] = 1c8bbb
64
[4404] = cc186465
65
[440c] = a08b4
66
[4698] = 6cd01860
67
[46a4] = 41f88200
68
Done dimm mapping
69
PCI:[a0] = 0
70
PCI:[a4] = 2
71
PCI:[bc] = c2a00000
72
PCI:[a8] = 3b600000
73
PCI:[ac] = 2
74
PCI:[b8] = c0000000
75
PCI:[b0] = c0a00000
76
PCI:[b4] = c0800000
77
PCI:[7c] = 7f
78
PCI:[70] = fe000000
79
PCI:[74] = 1
80
PCI:[78] = fe000c00
81
Done memory map
82
RCOMP...done
83
COMP2 done
84
COMP1 done
85
FORCE RCOMP and wait 20us...done
86
Done io registers
87
Done jedec reset
88
Done MRS commands
89
High adjust 0:0000ffffffffffff
90
High adjust 1:0000ffffffffffff
91
High adjust 2:00000000ffffffff
92
High adjust 3:0000ffffffffffff
93
High adjust 4:00000000ffffffff
94
High adjust 5:00000000ffffffff
95
High adjust 6:00000000ffffffff
96
High adjust 7:00000000ffffffff
97
High adjust 0:0000ffffffffffff
98
High adjust 1:0000ffffffffffff
99
High adjust 2:00000000ffffffff
100
High adjust 3:0000ffffffffffff
101
High adjust 4:00000000ffffffff
102
High adjust 5:00000000ffffffff
103
High adjust 6:00000000ffffffff
104
High adjust 7:00000000ffffffff
105
Mini channel test failed (2)
(1-1/5)